ULTRASONIC DISTANCE METER

- Transistor curve tracer
- The super capacitor
- Bridging gaps with computers

SAM PITRODA
THE MESSIAH
# CONTENTS

## Editorial

The Micron problem magnified .................................................. 11.07

## Audio & Hi-Fi

PROJECT: Preamplifier for purists ............................................. 11.37

## Components

The super capacitor: operation and application .......................... 11.57
Contact encoder as digital potentiometer ................................. 11.61

## Computers

Bridging gaps with computers .................................................. 11.14
PROJECT: Peripheral modules for BASIC computer ....................... 11.30
Data encryption by Pete Chown ............................................... 11.80

## Radio & Television

PROJECT: Macrovision decoder-blanker .................................... 11.48

## Science & Technology Brief

The rise and rise of a missionary SAM PITRODA ......................... 11.10
Delicate repairs to costly microchips by Leon Clifford ............... 11.56

## General Interest

PROJECT: Centronics interface for slide fader ............................ 11.24
PROJECT: Ultrasonic distance meter ......................................... 11.44

## Test & Measurement

PROJECT: Transistor curve tracer ............................................ 11.52

## Information

Telecommunication news ......................................................... 11.18
Electronics news ................................................................. 11.20
New products ................................................................. 11.62
Corrections ................................................................. 11.73

## Guide Lines

Classified ads ................................................................. 11.74
Index of advertisers .......................................................... 11.74

Selox-39

Transistors & Heatsinks ...................................................... 11.64
THE MICRON PROBLEM MAGNIFIED

Two public sector enterprises, Indian Telephone Industries (ITI) and Semiconductor Complex Ltd. (SCL) are aspiring to acquire the 1.5 micron technology. This sophisticated technology is indispensable for future telecommunication equipment.

ITI is keen on importing this technology from the VLSI of USA. SCL, on the other hand, claims that it has already developed two micron technology and with further scaling up of facilities, it would be able to deliver 1.5 micron chip to ITI. Smaller the size and greater the capacity of the chip is the concept behind this technology.

The two organisations are unable to arrive at a common programme and if the ITI proposal is approved, it may cost the nation in foreign exchange worth Rs. 60 crores.

ITI, which is reluctant to join hands with SCL, will have to import semi-processed 1.5 micron chips from VLSI and assemble it at Bangalore. In effect, the hi-tech process would be completed in the USA. For this assembly process and design, ITI has to pay 2.4 million dollars. In the alternative, for complete technology transfer ITI will have to pay 30 million dollars for capital equipment and another 30 million dollars for the manufacturing facilities. In other words, ITI will have to set up a new unit at a cost of Rs. 72 crores.

SCL is prepared for a tri-partite agreement involving both the ITI and the VLSI of USA. It is common knowledge that the existing market for chips does not justify another unit while the existing SCL unit can deliver the goods with marginal investment.

The decision here is not beset with any complex issues. Hard-headed, practical decision is called for. ITI and SCL would do well to join hands in mastering the art of miniaturisation.

Front cover
This month, we present a build-it-yourself rangefinder suitable for measuring distances between 25 cm and 6 metres. It is based on the measurement of the time taken by a sound wave to cover a certain distance.
THE RISE AND RISE OF A MISSIONARY – SAM PITRODA

Some called him the messiah of Indian telecom. Sam wanted himself to be known as Mr. Telecom. Sam Pitroda earned his place in Indian history of development and stays put for completing four other missions, in addition to his own telecom mission.

After accomplishing the first goal, the Centre for Development of Telematics, in 36 months, with an investment of Rs. 36 crores, the second three-year telecom mission has just completed its first year. This provides an occasion for us to look at the past few months and the future as well, with Sam Pitroda as the centre piece.

The success story of Sam Pitroda in the United States may pale into insignificance before his accomplishments in India in the last few years. Where hot and humid weather conditions prevail with frequent failure of air-conditioning equipment adding to the misery, where stuck up elevator and dead phones are a routine feature, where meeting the deadline of a project is a rare feat and cost overrun is always a rule, Pitroda provided a striking contrast by making possible “the impossible”. C-DOT met its target on the dot.

"C-DOT’s development of the indigenous switching systems that we have seen are even more important when we look at the manner in which it has been done... within the stipulated time, without any cost overruns which is within the budgeted amounts, quite unlike other government projects where we seldom see things happening on time and where we seldom ever know or have any wild idea of what the cost will be by the time the scheme or project is anywhere near completion”. This was the statement of the Prime Minister, Mr. Rajiv Gandhi, when C-DOT made its “Report to the Nation” on October 1, 1987.

If you ask Pitroda what are the achievements of C-DOT, he would not risk out the production of 128-line Rural Automatic Exchange, Private Box Exchange, this product or that product. The real achievement, says Pitroda, “that we have convinced ourselves that if we can create the right work environment, the right work culture and the right work standards in time with the needs of our younger people, they can create miracles. That is the achievement. This happens to be in telecom today.”

“Everybody said it could not be done. It has been done. May be in real life usage of the equipment, the project got delayed by a few months. When people say, you are late by six months, it is not worth paying attention. We were interested in setting up the process. Product was important because without product, we could not have set up a process. Having initiated the cycle, the more important aspect was the process of delivery and not necessarily the product of delivery.”

“We have trained 400 people in C-DOT. We have new work ethics and work standards. The larger question to ask now is whether we can do the same thing in transport sector, energy, water and health.”

Pitroda compares the C-DOT as a “bypass surgery in telecom” and it has given rise to the thought if similar bypass surgery can be done in other areas. This is an accomplishment. Of course, there are always spin-offs. One can quote numbers, jobs created, lines manufactured, foreign exchange saved and so on.

Even if decision-makers are willing to do bypass surgery in other areas, the system is not yet ready for that, says Pitroda. By system, Pitroda means these: With Rs. 5,000 in hand, if you want to open a bank account, someone should identify
you. For example, If I want to set up a factory and make a product without any government aid or foreign exchange, why should I need a licence? Take the case of a controller of a commodity which is widely used and needed in industry. When someone suggested that the department of a controller was a misfit now, the question of 400 employees in that office came up. How could they be sacked? Pat came a solution that instead of calling it controller's department, let us make it a "promotion authority." This is what is happening in our system.

"You need a shrewd surgeon to perform bypass. You don't have people like that. Bypass cannot be done by those who are interested in being liked by everybody, being worried about what others might say, wanting to be friendly with the world. Some amount of administrative reform has to come. That is coming as a part of the process but that is still slow", according to Pitroda.

Knowing Pitroda's aversion to foreign technology and desire for self-reliance, it is logical to expect C-DOT to dominate manufacturers in the Indian scene. But, Pitroda disagrees with the idea of dominance. "I am more interested in the process. If a C-DOT licensed manufacturer does something original to the technology we have developed, it is manufacturer's technology. I will be proud to say that it is a great idea."

"If 10 people left C-DOT tomorrow, I expect 50 more to leave. I am not worried. I say it is a healthy sign. I will like 100 people to leave. We have a different perception."

The place for indigenously developed technology in Indian telecom is assured absolutely in the next couple of years. The trend is already set. It is irreversible. That process is over. Those who denounced the trend may belong to vested interests, multinational corporations or those making spare parts or commission agents.

On motivating people, this is what Sam says: What I try to do is basically to articulate the objectives, give them clarity of purpose, give them a long-term vision, see how they get fixed-in and break up their task into manageable, tangible, deliverable milestones. I give them hope and kill cynicism. I kill
cynicism and sometimes overdo it."

Sam Pitroda does not meddle with the day to day problems of C-DOT anymore. He does not even know what his people are doing. For example, the 1988 plan was prepared by his colleague. He made a few comments here and there. On October 1, they began the planning process for 1989. Lot of discussions and debate, justifications and comment take place before the document is prepared. The C-DOT plan document is distinctly different from the rest. It has only two things-activity with date and the name of the persons who will do the job. Later, in July next, the plan progress will be reviewed.

---

### Some major C-DOT accomplishments

- **August 1984**: C-DOT starts work on digital switching in India.
- **July 1985**: First call placed through PBX in laboratory.
- **August 1985**: Inauguration of 128-port PBX takes place.
- **September 1985**: PBX demonstrated to Prime Minister.
- **March 1986**: Rural exchange (RAX) installed at Kuttur field trial site.
- **May 1986**: RAX cutover takes place at Kuttur.
- **September 1986**: C-DOT participants in Africa Telecom 87 at Kenya.
- **December 1986**: Manufacturers' associations formed.
- **January 1987**: Agreement signed with ITI to transfer RAX technology.
- **February 1987**: C-DOT participates in Indiacom '87 in New Delhi.
- **March 1987**: 10,000 calls simulated on main exchange (MAX), Second C-DOT telecom mission approved.
- **May 1987**: RAX installed at Churhat.
- **June 1987**: MAX installed at field trial site in Delhi.
- **July 1987**: RAX phase II DOT evaluation commences.
- **August 1987**: 5000-port MAX demonstrated at Ulsoor; inauguration of ITI-DOT factory takes place; C-DOT completes first technology mission; participation by C-DOT directors and Sam Pitroda in the South Asian Association for Regional Cooperation (SAARC).
- **September 1987**: Second technology mission commences.

The claim of indigenisation, invariably elicits a query on the indigenous content in a product or project. Pitroda, rightly, spurns such mundane definition of indigenisation. "What is the definition of indigenisation? Is it only applicable to parts? Let us say, the bill of a product is 100 dollars. It has 50 dollars worth of material brought from abroad. Does it mean, 50 per cent indigenisation? This 100 dollar could give rise to 700 dollar worth of products. Installation, cabling, maintenance engineering and so on also constitute a part of the project. The percentage would not mean anything."

Today, in C-DOT system, roughly 40 per cent of the components are imported and 60 of them are ICs. In six months, Semiconductor Complex Ltd. will produce them. Then, the import content will be less than 10 per cent which will be microprocessors and memory.

The C-DOT system is to be manufactured by nearly two dozen companies. There is a competition now. In the past...it was a seller's market. As soon as a system was produced, there was someone to lift and the price was dictated by the manufacturers. C-DOT has changed the situation. The price for a line was around Rs. 5,000 before and it has now come down to Rs. 2,400.

The media has made much about Pitroda's aversion to the introduc-
CENTRONICS INTERFACE FOR 
SLIDE FADER

The slide fader published earlier this year was originally designed for use with MSX computers. To further boost the interest in this versatile and simple-to-build circuit, an interface was developed that allows the fader to be driven from a standard Centronics port, which is available on practically any type of home computer.

The slide fader discussed in Ref. (1) is a computer peripheral that makes it possible to control up to four slide projectors independently. Slide carriage control (forward/reverse) and lamp intensity (in 64 steps) are programmable on the computer. To keep the operation of the circuit as simple as possible, one 8-bit output port is, in principle, required for each projector. The interface circuit described here effectively extends the number of ports from one to four. One Centronics port can drive up to four interfaces of the type described here, so that the computer can program up to 16 individual slide projectors.

The Centronics port: universal and flexible

The Centronics parallel printer port is an input/output connection composed of 8 data lines, two ground connections, 3 handshake lines and a number of other lines for printer control. Virtually any modern (home-) computer is equipped with a Centronics outlet, whose pinning and handshake protocols have gained worldwide acceptance. On IBM PCs and compatibles, the Centronics port is usually identified as LPT1.

The timing diagrams of Fig. 1 show two handshaking arrangements on the Centronics port. In the so-called STROBE/ACK ("normal") protocol, the peripheral device activates ACK (acknowledge) after reception of the rising edge of the STROBE signal supplied by the computer. This is not allowed to send new data to any peripheral connected to the port, before it has received the ACK pulse. When the peripheral has processed the data, it indicates readiness to accept new data by making ACK logic low. Some computers work with the STROBE/ACK protocol, some with the slightly more complex STROBE/ACK/BUSY protocol, while

Now all computers sporting a Centronics outlet can be connected to the powerful slide fader published earlier this year.
still others can handle both. The interface circuit described here has been designed to support both handshaking protocols.

**Port expansion: from one to four**

Briefly recapitulating the operation of the slide fader, the 8-bit dataword it receives from the computer is composed of three functional blocks:
- Databits D0 to D5 to determine the lamp intensity in 64 (2^6) steps;
- Databit 6 to control the loading of the slides, and the reverse movement of the carriage;
- Databit 7 for the same function, but in forward direction.

D6 and D7 are never logic one at the same time. This combination, however, makes it possible to design a circuit that distinguishes between a projector dataword and a projector selection word. With D6 and D7 both logic high in the 8-bit dataword sent to the slide fader, 6 bits remain to select up to 16 projectors. Figure 2 shows that databits D2 through D5 in the projector selection word are used for selecting projector 1, 2, 3, or 4. Note that these are off when the associated bit is logic high. When more than one projector is selected at a time, all of these receive the same dataword. The two remaining bits, D0 and D1, are used for selecting one of four projector blocks.

**Circuit description**

With reference to the circuit diagram in Fig. 3, IC4, IC5, IC7, and IC8 form the 8-bit output ports that control one slide projector each. The interface is connected to the Centronics outlet of the computer via connector K4. R-C low-pass networks at the inputs of data buffer IC1 suppress interference on the datalines. IC3 is permanently selected because its enable inputs, G2 and GI, are hard-wired to ground. Bistable FF1 is set by the STROBE pulse, so that BUSY is activated via output Q. Output Q goes low and discharges C4 via R2. After a predefined period, the level at input CLEAR is sufficiently low for the bistable to be reset. Output Q toggles and de-activates BUSY, while C4 is charged again by the logic high level provided by output Q. The rising edge of Q triggers a second bistable, FF2, whose operation is similar to that of FF1. The short, negative-going, pulse at the Q output forms the ACK signal for the computer. The fixed handshake timing used here is fairly crude, but this is of little consequence in practice, since the speed of the circuit allows it to latch data on the negative edge of the STROBE signal. This is in contrast to a printer, which often needs considerably more time to transfer the information to paper.

![Fig. 1. Basic timing of the two handshaking arrangements commonly used on the Centronics port.](image)

Connector K4 allows up to four interface circuits to be chained, so that up to 16 projectors can be controlled. Components IC2, R1, R4, C1 and C2 are only required on the first interface in the chain, i.e., the one connected to the computer's Centronics port. K4 carries 8 buffered databits, X0 and X1, ground, and the STROBE pulse.

The PAL (programmable array logic) in position IC4 combines the functions of a number of digital integrated circuits, and thus keeps the chip-count of the circuit relatively low. This, in turn, economizes on board space. Figure 4 shows the internal configuration, after programming, of PAL Type 16R4 (this is available ready-programmed through the Readers Services). The chip combines databits D0 through D7 with the STROBE pulse to generate the clock signals for latches IC4, IC5, IC6, and IC7, and also separates projector datawords from projector selection words. This is done by gates N4 through N8 in the PAL. Databits D6 and D7 are applied to pins X6 and X7. As already discussed, the difference between a dataword and a selection word is that in the latter D6 and D7 are both logic high. If this is so when STROBE goes low, the output of N4 will remain logic high. It does not go low until D6 and D7 are simultaneously logic low, or of complementary logic level.

The output of N8 controls three-state buffers internal to the 16R4. During the transmission of a projector selection word, buffer N3 is enabled, so that the

![Fig. 2. Bit assignment in the projector selection word (D6=D7=1). One byte allows selecting 4 of 16 slide projectors.](image)
Fig. 3. Circuit diagram of the interface that makes it possible to drive the slide fader from any computer equipped with a Centronics outlet. A ready-programmed PAL, IC1, keeps the chip-count as low as possible.
output of N11 is logic low. Output buffers N14 through N17 then block the output signals of the four bistables, so that the clock inputs of the registers in the interface circuit are held logic low by pull-down resistors R1 through R4. The four bistables, however, load the data applied to the D input. Since both the output of N11 and inputs X1-X2 of the selected interface board are logic low, the values of variables X2, X3, X4 and X5 determine the projector selection.

X0 and X1 are the two bits that select one of four interfaces. For the first module, the combination is D0 = 0 and D1 = 0. To select a projector, the D-input of the relevant bistable in the PAL should go logic low, so that the Q output follows this level after a clock pulse. When the dataword is sent, the output of N16 goes logic high, and the output state of each of the four bistables is transferred to the clock input of the associated register on the interface board. A logic high level at an output Q causes a positive-going clock pulse (CLK) that enables the relevant register to latch data from the database. Any dataword that follows immediately, e.g., a carriage return (CR) code sent by the computer, simply does not reach the slide fader. The projector selection is erased during the writing of a dataword. Three-state buffer N18 is switched to high impedance via N19, and its output is logic high due to pull-up resistor R4. Data is read via the D inputs, and the Q outputs of the bistables follow the data level. This means that it is impossible for a second positive edge to appear on the CLK output of the Centronics interface when a second dataword is being sent. Any projector dataword should, therefore, be preceded by a projector selection word. It is not possible to send two successive datawords.

To select a Centronics interface card, both X0 and X1 should be logic low. Selective addressing of one-of-four interfaces is achieved by swapping and inverting X0 and X1 on each module as shown in Fig. 5. The selection codes for cards 1, 2, 3 and 4 are 00, 01, 10 and 10, respectively.

Finally, constructors in possession of a PAL programmer will find the data for loading the 16R4 in Fig. 6.

**Construction**

Figure 7 shows the compact printed circuit board designed for the Centronics-to-slide fader interface. Start the construction with fitting the wire links. Connect the two points marked A with an insulated wire, and do the same with the two points marked B. The jumper block below IC1 is best made from a 6-way straight PCB header and two jumpers. On module I, install the two jumpers in positions X0, on the other modules in positions Y1 and Y2 are 14-way, male, angled, headers with eject handles, secured on to the PCB with the aid of short M2 bolts and nuts. K1 is a similar header with 50 pins. It may be omitted when the Centronics interface card is fitted to on the slide fader card — in that case, connect the two cards with a short length of 50-way flareable...
soldered direct to the PCB connections. The Centronics interface is conveniently powered from a mains adaptor capable of supplying 8 to 10 VDC at about 230 mA.

Software: the finishing touch

Programming the slide fader via the Centronics interface described here requires sending two successive characters — first the projector selection word, then the projector dataword. The LPRINT command available in BASIC is eminently suited to controlling the slide interface, because it provides a direct route to the Centronics port.

As an example of how software can be developed, assume that the lamp in projector 2 is to light at full intensity. No other functions are required. First, send INT 0100h (244h; F4h) as the projector selection word, then 00111111 (63h; 3Fh) as the projector dataword. In BASIC, this corresponds to LPRINT CHRS$(244);CHRS$(63).

This instruction causes the lamp in projector 2 to light at full intensity.

To obtain the correct character-string codes for a given projector number, P, and block number, B, use the equation:

LPRINT CHRS$(252 - 4*P^2 + B);CHRS$(data)

A more universally applicable instruction in GWBASIC is shown in line 210 of the demo program listed in Fig. 8. Some versions of BASIC have a built-in output filter that translates CHRS$(9), the tabulation (TAB) character, into a series of spaces (ASCII code 32h). This filter should be turned off with an appropriate instruction. A semicolon (;) should be used to delimit printable characters. Depending on the speed of the PC running the demo program of Fig. 8, and the type of slide projector used, it may be necessary to assign different start values
Automatic dissolve program for CENTRONICS to SLIDE CONTROLLER interface

CLS: LOCATE 6,10
40 A$='0123'; PRINT 'The projector selected are: ',A$'
50 LOCATE 8,10: PRINT 'SPACE' for next projector
60 LOCATE 9,10: PRINT 'ENTER' for previous projector
70 LOCATE 11,10: PRINT 'F' for fast dissolve
80 LOCATE 12,10: PRINT 'N' for normal dissolve
90 LOCATE 13,10: PRINT 'L' for long dissolve
100 B$=''
120 IF LEN(A$)+16 OR LEN(A$)=0 THEN GOTO 700
130 FOR I=1 TO LEN(A$)
140 B$=B$+CHR$(A$(I))
150 IF B$="88" OR B$="80" THEN 700
160 IF B$="88" THEN B$="88"; GOTO 210
170 IF B$="87" THEN 700
180 IF B$="87" THEN B$="87"; GOTO 210
190 IF B$="87" THEN 700
200 B$="87"
210 LPRINT CHR$(32);CHR$(32);CHR$(195);CHR$(195);CHR$(195);CHR$(195)
220 NEXT
230 FOR I=1 TO LEN(A$)
240 IF A$(I)="L" THEN 330
250 IF A$(I)="N" THEN GOSUB 400
260 IF A$(I)="F" THEN GOSUB 400
270 IF A$(I)="R" THEN GOSUB 400
280 IF A$(I)="L" THEN GOSUB 400
290 IF A$(I)="R" THEN GOSUB 400
300 IF A$(I)="F" THEN GOSUB 400
310 IF A$(I)="F" THEN GOSUB 400
320 IF A$(I)="L" THEN GOSUB 400
330 IF A$(I)="N" THEN GOSUB 400
340 IF A$(I)="R" THEN GOSUB 400
350 IF A$(I)="L" THEN GOSUB 400
360 IF A$(I)="F" THEN GOSUB 400
370 IF A$(I)="L" THEN GOSUB 400
380 IF A$(I)="F" THEN GOSUB 400
390 GOTO 330
400 NEXT
410 X$=ASC(LETTERS(B$(I-1)))-LETTERS(A$(I-1))
420 A$(I-1)=RIGHT$(A$(I-1),LETTERS(B$(I-1)))-LETTERS(A$(I-1))
430 B$(I-1)=RIGHT$(B$(I-1),LETTERS(A$(I-1)))-LETTERS(B$(I-1))
440 GOSUB 580
450 GOSUB 580
460 LOCATE 15,10: PRINT "Projector:RIGHTS(A$(I-1)):" is on
470 DA=128; C$=GOSUB 640
480 RETURN
490 LOCATE 15,10: PRINT "Previous projector"
500 DA=64; C$=GOSUB 640
510 X$=X$
520 A$(I-1)=RIGHT$(A$(I-1),LETTERS(B$(I-1)))-LETTERS(A$(I-1))
530 B$(I-1)=RIGHT$(B$(I-1),LETTERS(A$(I-1)))-LETTERS(B$(I-1))
540 X$=ASC(LETTERS(B$(I-1)))-LETTERS(A$(I-1))
550 GOSUB 580
560 LOCATE 15,10: PRINT "Projector:RIGHTS(A$(I-1)):" is on
570 RETURN
580 FOR 1 TO 5
590 PRINT CHR$(1+RND(2)+1-1)+CHR$(1+RND(2)-1)
600 NEXT
610 FOR 1 TO 5
620 NEXT
630 RETURN
640 LPRINT CHR$(DA)+CHR$(1+RND(2)+1-1)+CHR$(1+RND(2)-1)
650 FOR 1 TO 5
660 NEXT
670 PRINT "Change slide"
680 FOR 1 TO 5
690 NEXT
700 CLS: LOCATE 9,10: PRINT 'Error in line 30 adjust A$.'
710 END

Prototype of the Centronics Interface secured on top of the slide folder board.
PERIPHERAL MODULES FOR BASIC COMPUTER

from an idea by J. Haudry

The 8052-based single-board process and control computer introduced in (1) is a system designed with hardware expansion in mind. This article describes two modular input/output boards that are indispensable when the BASIC computer is to control digital or analogue peripherals.

Just for those who do not know: the system described in reference (1) is a single-board computer based on Intel's Type 8052AH-BASIC v1.1 microcontroller. As indicated by the type number, the computer can be programmed in BASIC. Programming is done with the aid of a dumb terminal (or a host computer running a terminal emulation program), and a bidirectional RS232 link to the BASIC computer. The system can run programs from an on-board EPROM, and is, therefore, ideal for small-scale process and control applications ("turnkey" systems). Interestingly, control software is written and debugged directly on the system, and loaded into EPROM by the CPU, i.e., without the need of an EPROM programmer.

The BASIC computer has been one of the most popular projects published over the last year or so in this magazine. Users have found it simple to build, program, and connect to existing equipment. The BASIC interpreter in the 8052AH-BASIC is relatively fast, and supports a number of extremely useful bit-manipulation commands. Machine code programming is also possible when the Intel reference guide is available.

After our publishing of the "bare bones" of the BASIC computer, many users have expressed a firm interest in input/output extensions for connection to the available bus. The modules described here are our answer to these requests. Readers may be interested to know that the modules are also compatible with a 8751-based autonomous input/output controller with RS232 interface, to be described in a forthcoming issue of this magazine.
Functional description of the I/O modules

Two types of bus-connected module are described here:
- a bidirectional digital interface with 8 inputs and 8 buffered outputs;
- an analogue output module capable of supplying a highly accurate output voltage between 0 and +10.23 V, in steps of 10 mV.

Between the BASIC computer's bus and these modules sits a simple address decoder. The I/O modules are small units, and one address decoder allows parallel connection of up to 8 digital modules, or up to 7 modules when analogue and digital types are used simultaneously. The BASIC computer itself allows the connection of a maximum of two address decoders. The modular structure of the expanded BASIC computer is illustrated in the block diagram of Fig. 1. The address decoder provides a bus in the form of a flatcable, which runs from one I/O module to the next.

Address decoder for I/O modules

The circuit diagram of Fig. 2 shows the simplicity of the address decoder for the I/O modules. Monostable IC3 is used for timing one of the control signals for the 10-bit digital-to-analogue (D-A) converter.

The presence of address lines A11 and A12 allows defining two address ranges, so that two decoders can be mounted in parallel, each with a different jumper configuration (A-D). Table 1 shows that each card occupies 256 addresses.

Address decoder IC1 supplies 8 enable signals, E0 to E7. The special use of E7 on the analogue output module will be reverted to, as well as the function of signal BS, which is supplied direct by the BASIC computer, and runs to the analogue output board(s) via the address decoder board.

Monostable IC3 changes the timing of WR to provide a signal called SWR.

Fig. 1. The input/output system for the BASIC computer is a modular structure that gives the user freedom of configuration. The I/O boards are connected direct to the databus of the microcontroller, but are addressed in the memory segment reserved for peripheral circuits.

I/O modules. Monostable IC3 is used for timing one of the control signals for the 10-bit digital-to-analogue (D-A) converter.

Address decoder IC1 supplies 8 enable signals, E0 to E7. The special use of E7 on the analogue output module will be reverted to, as well as the function of signal BS, which is supplied direct by the BASIC computer, and runs to the analogue output board(s) via the address decoder board.

Monostable IC3 changes the timing of WR to provide a signal called SWR.

Fig. 2. The interface shared by the I/O modules is composed of an address decoder that divides the available memory space for I/O in 8 blocks of 256 addresses, and a circuit that modifies the timing of the WR pulse to ensure correct loading of the D-A converter.

Fig. 3. Circuit diagram of the bidirectional digital interface. Up to 8 of these circuits can be controlled by a single address decoder.
Bidirectional digital input/output module

The circuit diagram of this basically simple unit is given in Fig. 3. Circuit IC1 is an octal latch whose inputs are connected to the databus of the BASIC computer. Data is latched into IC1 on the rising edge of the memory write signal, WR, but only when input G is held logic low. This condition is satisfied when the address supplied by the computer falls within the range preset by the jumper on block K3 (see Table 1). When the processor writes a data byte to a digital output, e.g., at address F600h, jumper E6 should be installed on K3, and jumpers BD and AC on the address decoder board (Fig. 2).

Circuit IC2 is controlled by the same enable line, EX, as IC1, and in addition by the read signal, RD, of the microcontroller. As a further configuration example, jumper E4 should be installed on K5, and jumpers BC and AD on the decoder board, to enable the microcontroller to read a data byte at address EC00 on the digital I/O board. The data byte read by the selected card is formed by the logic configuration of the signals applied to inputs I0 to I7 on the 25-way D connector, K5. Note that the input lines have pull-up resistors, so that any non-connected input is read as a logic high level. The pull-up resistors allow the digital input to be connected direct to an existing open-collector or open-drain output.

The Type ULN2803 in position IC1 is an 8-way inverting power buffer composed of high-voltage, high-current darlington transistor arrays. This IC enables the digital output to directly control a wide range of loads, such as relays, solenoids, stepper motors and LED displays. Figures 4a and 4b show the inter-

---

**Table 1. Address assignment of I/O modules.**

<table>
<thead>
<tr>
<th>enable signal</th>
<th>wire links BD and AC</th>
<th>wire links BC and AD</th>
</tr>
</thead>
<tbody>
<tr>
<td>E0</td>
<td>F000...F0FF</td>
<td>E800...E8FF</td>
</tr>
<tr>
<td>E1</td>
<td>F100...F1FF</td>
<td>E900...E9FF</td>
</tr>
<tr>
<td>E2</td>
<td>F200...F2FF</td>
<td>EA00...EAFF</td>
</tr>
<tr>
<td>E3</td>
<td>F300...F3FF</td>
<td>EB00...EBFF</td>
</tr>
<tr>
<td>E4</td>
<td>F400...F4FF</td>
<td>EC00...ECFF</td>
</tr>
<tr>
<td>E5</td>
<td>F500...F5FF</td>
<td>ED00...EDFF</td>
</tr>
<tr>
<td>E6</td>
<td>F600...F6FF</td>
<td>EE00...EEEFF</td>
</tr>
<tr>
<td>E7</td>
<td>F700...F7FF</td>
<td>EF00...EFFF</td>
</tr>
</tbody>
</table>

All addresses in hexadecimal.
Analogue output module

The heart of the D-A module shown in Fig. 5 is formed by ICs, a Type DAC1006. This 10-bit DAC is remarkable for its excellent stability and capability to be controlled from an 8-bit bus. Loading of data (0 to 1023\text{\textcircled{a}}) is done in two successive operations, under control of the logic level of the BS (byte select) signal applied to pin 3. This signal comes direct from the microcontroller 8052AH-BASIC via an output line of port P1. Users should decide for themselves which of these lines is to be used for providing signal BS.

The Type DAC1006 has a few peculiarities which call for a rather special circuit configuration around it. Firstly, the DAC has a specific requirement as regards the duration of the databyte. The timing diagrams of Fig. 6 show that databytes are present on the bus for only 40\,\mu s after the WR pulse (Fig. 6a). The DAC1006, however, requires data to be present for at least 200\,\text{ns} (Fig. 6b). This problem is solved by monostable ICz in the address decoder circuit (Fig. 2). Note that the 74LS122 used for this purpose is not available in the HCT version.

![Fig. 7. The DAC1006 expects 10-bit, right-justified, data in a 16-bit dataword. Signal BS, together with WR and CS, is needed to ensure that data from the 8-bit databus is sequentially latched into the device. A further signal, XFER, effects the transfer of the complete dataword from the latches to the internal conversion register.](image)

![Fig. 8. Timing diagram relevant to the loading of data in the D-A converter.](image)
Loading the DAC

The second peculiarity of the Type DAC1006 has to do with the way it is loaded with digital data. Figure 7 shows how signal BS allows the chip to latch the 10-bit datword as 8, followed by 2, bits. Unconventionally, the 10 databits are left-justified in 16 available bit locations. Fortunately, in spite of the slightly unusual configuration of lines AD0 to AD7, and B0 to B9, it is still possible to achieve right-justified data by multiplication of the right-justified original 10-bit data by 64. The first 8 bits are loaded when BS is logic high, the 2 remaining bits when BS is logic low (see also Fig. 8).

Once the 10-bit datword is available in the latches, it is ready to be transferred to the conversion register. This operation is controlled by signal XFER, which is simply Ex supplied by the address decoder board. This explains why only 7 boards can be connected to the address decoder when one or more analogue output cards are being used. In that case, line E7 is not available for enabling a digital I/O module because it serves to clock the transfer of the databits to the conversion register in the DAC1006.

Figure 8 shows the time relations between the signals involved. As an example, the analogue output module is addressed by E0, while BS is provided by port line P1.0 of the 8052AH-BASIC.

Smart users may still be able to use E7 for addressing an eight card, even if one or more analogue output cards are being used. This is possible provided it is ensured that the contents of the latches are correct the moment the 8th card is addressed, and that the databits written in the latch of the selected card by E7 (= XFER) is correct also (refer to the listing in Table 2).

The external reference voltage for the DAC1006 is provided by D1, whose thermal coefficient can be accurately compensated by preset P3.

From current to voltage

The output of IC1 supplies a current which is converted to voltage in opamp IC2. Preset P1 allows defining the full-scale value of the output voltage. The use of a relatively expensive opamp Type OP-77, which achieves an offset voltage of only 50 μV at an ambient temperature of 25°C, may be questioned given the step size of only 10 mV.

It could be argued that a more commonly available opamp with an external offset compensation resistor would give the same results as the OP-77. This is not so, however, because the external compensation resistor would have a fixed value, while the output resistance of the converter chip changes with every new digital value loaded, due to the different configuration of the internal R-2R ladder network.

With reference to the simplified diagram of Fig. 9, the effect of this change on the static accuracy of the 1-V converter can be expressed as the magnitude of the error voltage, calculated from:

\[ V_{err} = V_{in} \left(1 + \frac{R_1}{R_0}\right) \]

where \( R_0 \) is a function of the digital value written to the DAC:

- \( R_0 \approx 10 \, \text{kΩ} \) for more than 4 logic high bits;
- \( R_0 \approx 30 \, \text{kΩ} \) for any single logic high bit.

Therefore, the offset gain varies as follows:

- code = 001111111111; \( V_{err1} = V_{in} \left(1 + 10^6/10^3\right) = 2 \, V_{in} \).
- code = 010000000000; \( V_{err2} = V_{in} \left(1 + 10^6/3 \times 10^3\right) = \frac{4}{3} \, V_{in} \).

The error difference between these values is \( \frac{2}{3} \, V_{in} \).

It will be evident from the above that the non-linearity of the output voltage is a function of the opamp's offset voltage. When this is low (OP-77), the maximum deviation is also low, although still dependent of the digital value written to the DAC.

Construction and alignment

The peripheral extension modules for the BASIC computer are three printed circuit boards (Figs. 10, 11 and 12) interconnected by a bus formed by flat ribbon cable. The layout of the boards is such that the output connector, K2, can be fitted onto the equipment front panel, with the board mounted perpendicular to this at the inside. At the other end of the cards, a 26-way flatcable plugged into K1 runs from one card to another, connecting all of these to the bus card, which is mounted on the BASIC computer. The total length of the cable should not exceed about 30 cm to prevent digital interference on the databus.

The address decoder/interface card can be fitted direct on to the BASIC computer board, and is connected to it by a short length of flat ribbon cable. On the computer board, connect pin 7 of IC3 (address decoding signal Y7) to pin 8 of the 40-way connector (K2). It is also necessary to choose the Port 1 line to

Fig. 9. Variation in output resistance of the DAC as a function of the converted code gives rise to a variable offset current at the input of the opamp, which translates current to voltage, and so magnifies the offset voltage. Obviously, the offset voltage of the opamp itself should be as low as possible.
supply BS. The connection between pin 6 of K1 and pin 19 of K1 shows that we have opted for Port 1 line P1. Any other line is equally suitable, as long as the software for the I/O modules takes this into account.

If it is decided not to use the analogue output module, the last mentioned link can be omitted. Similarly, the ±15 V supply is not required then.

The modules are ready after being assigned a memory address by placing a jumper on K1.

There are only two, simple, adjustments to carry out on the analogue output board(s). First, correct the temperature coefficient of the LM336-2V5 by adjusting P1 for a reference voltage of 2.490 V measured at pin 6 of the output connector, K1. Next, write 10000 to the DAC (10 mV/LSB) and set the full-scale output voltage to 10.00 V with the aid of P1.

The I/O modules discussed have a relatively low current consumption, and are, therefore, conveniently powered from the existing supply for the BASIC computer. The analogue board draws about 10 mA, the digital board and the decoder each about 20 mA.

**Final notes**

The contents of the conversion register in the DAC1006 are not defined at power-on, so that the output voltage may not be nought then. When an XFER pulse is received by a DAC, all other DACs connected respond to this simultaneously. This means that the contents of the latches should correspond to the desired output voltage, which may not be the case at power-on.

The analogue and digital ground lines may only be connected on the address decoder board.

---

**Table 2.** Examples of elementary command routines

<table>
<thead>
<tr>
<th>For analogue module:</th>
<th>For digital module:</th>
</tr>
</thead>
<tbody>
<tr>
<td>100 E0 = 0F000H</td>
<td>REM output address (see K3)</td>
</tr>
<tr>
<td>110 XF = 0F700H</td>
<td>REM dummy address (transfer)</td>
</tr>
<tr>
<td>120 INPUT X</td>
<td>REM get byte to convert</td>
</tr>
<tr>
<td>130 X = X * 64</td>
<td>REM justify left</td>
</tr>
<tr>
<td>140 PORT1 = 1</td>
<td>REM write byte</td>
</tr>
<tr>
<td>150 XBY(E0) = X/256</td>
<td>REM i.e. MSB, and then</td>
</tr>
<tr>
<td>160 PORT1 = 0</td>
<td>REM LSB</td>
</tr>
<tr>
<td>170 XBY(E0) = X.AND.OFFH</td>
<td>REM (only bits 6 et 7 are useful)</td>
</tr>
<tr>
<td>180 XBY(XF) = 0</td>
<td>REM clock 10-bit transfer</td>
</tr>
<tr>
<td>190 GOTO 120</td>
<td>REM end of loop</td>
</tr>
<tr>
<td>20 Y = XBY(E1)</td>
<td>REM read input byte from Y</td>
</tr>
<tr>
<td>30 XBY(E1) = 00F3H</td>
<td>REM write byte F3</td>
</tr>
</tbody>
</table>
Fig. 11. Printed circuit board for the digital I/O module.

Fig. 12. Printed circuit board for the analogue output module.

When the logic outputs are used only for driving other digital circuits, the ULN2803 need not be fitted, and wire links may be installed between the PCB connections intended for the inputs and outputs of the chip.

Finally, do not forget that E7 can not normally be used as a board selection signal because it is needed as XFER shared by the analogue output modules.
The ideal preamplifier is a short piece of wire. Unfortunately, we have not reached that state yet. A practical preamplifier must match signal levels and impedances of the various units in the system. None the less, the preamplifier presented here approaches the ideal state: the electronics in the signal path have been kept to a minimum.

Since the advent of the compact disc player, more and more music lovers have added one to their hi-fi system. In fact, the stage has now been reached where a great many hi-fi enthusiasts no longer, or hardly ever, use their conventional record player. The present preamplifier is aimed at these listeners. Their hi-fi system will normally consist of a CD player, a digital audio tape (DAT) player, a reel-to-reel tape recorder, a tuner, and a power amplifier.

The block diagram in Fig. 1 shows the layout of the preamplifier. The control board contains 10 switches, each of which controls a high-quality relay. The relays select the various inputs and outputs. In addition, independent input selection is possible for the two tape outputs and the line output. This makes it possible to record from one signal source and at the same time to listen to another one via the loudspeakers.

The two bus boards are adaptations of that used for the "Top-of-the-Range Preamplifier" [1]. It is one of the tasks of a preamplifier to match the input and output impedances of the various units in the audio system. Another one is volume control. These requirements are met by the buffer-amplifier, the only active element in the signal path.

### Technical Specification
- **Signal-to-noise ratio**: $> 110 \text{ dB}$
- **Harmonic distortion**:
  - $f = 1 \text{ kHz}: < 0.01\%$
  - $f = 10 \text{ kHz}: < 0.01\%$
- **Channel separation**:
  - tuner:
    - $f = 1 \text{ kHz}: \approx 95 \text{ dB}$
    - $f = 10 \text{ kHz}: \approx 75 \text{ dB}$
    - $f = 20 \text{ kHz}: \approx 70 \text{ dB}$
  - CD:
    - $f = 1 \text{ kHz}: \approx 85 \text{ dB}$
    - $f = 10 \text{ kHz}: \approx 65 \text{ dB}$
    - $f = 20 \text{ kHz}: \approx 60 \text{ dB}$
- **For all measurements**:
  - $U_0 = 1 \text{ V}$
  - all used outputs terminated in 10 kΩ
  - all unused outputs terminated in 600 Ω

---

**Fig. 1.** Block schematic of the preamplifier.
Buffer-amplifier

Apart from possessing the highest possible audio qualities, the amplifier must (a) present a minimal load to the input circuit; (b) be equipped with a volume and balance control; and (c) have a low output impedance. Its circuit diagram is shown in Fig. 4. The difference between it and most other amplifiers of this nature lies in the choice of components. More particularly, the type of opamp is important. The one used here can not easily be bettered. Further, the use of 1% resistors is not intended to achieve high accuracy, but rather to ensure long-term stability.

Only one capacitor is used in the signal path, and it is, of course, of the highest quality for audio purposes. No capacitors are used in the output of the amplifier, since the inputs of the power amplifier are normally fitted with one. In any case, the offset voltage of the second stage is so low that even where a DC-coupled power amplifier is used no direct-voltage problems will ensue.

The purpose of resistors R31, R32, R40, and R45 is mainly to decouple the two outputs from one another. They are also of benefit when long connections or capacitive loads are present. In most cases, they may be omitted (replaced by wire links). This is particularly so if only one output is used.

The balance control is arranged as two independent potentiometers, one for each channel. This arrangement has the advantage that not only the balance but also the output level may be set in accordance with the input sensitivity of the power amplifier.

Control board

The relays are controlled electronically. This has the disadvantage that after switch-off the amplifier no longer 'remembers' which input source was

---

Fig. 2. Prototype of the preamplifier.

Fig. 3. The two bus boards are adaptations of that used in the very successful 'Top-of-the-Range' preamplifier.\(^1\)

\(^1\) Shaded components are not used.
selected, but the advantage that you don’t get blown out of your seat when on subsequent switch-on the tuner is tuned to a hard-rock programme and the volume is set fairly high.

The control-circuit is so arranged that after switch-on no input source is selected and that the user may select no, one, or two outputs. The control circuit may be divided into three parts: (a) one for the control of the output relays; (b) one for the control of the recording source relays; and (c) one for the control of the input source relays. The circuit of (a) is given in Fig. 7a. It is based on bistables FF1 and FF2, which store the selected setting. Since the Q output of FF2 is connected to the D output, each clock pulse (generated when either S1 or S2 is pressed) will toggle the relevant bistable. In this way, a selected output is switched on and a switched-off one is selected.

To ensure smooth operation of the circuit, the switches are connected to the clock input of the bistables via debounce circuits Ni-N2 and Ni-N4.

The two circuits are intercoupled with the aid of diodes D1 to D4 incl. and resistors R10 and R11 in such a manner that makes the interdependence between the relays comparable to the one of mechanically coupled switches. This makes it impossible for two relays to be actuated simultaneously.

Note that the diode-resistance logic is formed only by the relevant resistor, R10 or R11, and the diode that is connected to the bistable D1 or D2 as the case may be. The other diode, D3 or D4, only serves to prevent the output of the bistable being shorted to ground by the associated switch.

Diode D3 and R10, and D4 and R11, form and NAND gate. The output of that gate, i.e., the junction of the diode and resistor, is 0 only if the associated circuit output is selected and the switch of the other channel is operated. This ensures that when an output is selected, the other output is switched off. In spite of this arrangement, it is possible to switch on both outputs simultaneously. To achieve this, the sequence in which the switches need to be operated is important. It is necessary for the switch associated with the switched-off output to be depressed first and to be held down while the other switch is pressed. If this sequence is reversed, the outputs are changed over. If both outputs are switched off, it is permissible for both switches to be pressed simultaneously.

To ensure that the bistables are in a given state on switch-on, their set and reset inputs are provided with RC networks. If either C1 or C4 is replaced by a wire link, the associated output remains off. If the capacitors are fitted as shown, the bistable output will be ‘on’ about a second after switch-on.

Because of the relative large time-
Fig. 6. Component layout of bus board 1.

Part list

BUSBOARD 1

Resistors (±1%; metal film):
R37:R38:10KΩ
R36:3R38:10KΩ
R39:R40:R41:R42:R43:2KΩ
R40:R41:R42:R43:47KΩ
R40:R41:R42:R43:4K75
R40:R41:R42:R43:47.5K
R40:R41:R42:R43:475K

Capacitors:
C35:C36 incl.:C39:100n

Semiconductors:
D1...D4 incl.:D6:NN4148

Miscellaneous:
R6A...R6D incl.:R6F:DS2E-M-DC12V (manufacturer: SDC), or W11V23102-A006-A111 (manufacturer: Siemens), or M1-12 or M1812H (manufacturer: Mitsubishi), or G2V-2 (manufacturer: Omron).
16 off-gold-plated phone sockets, e.g. Type T-7106 (Monsoon).
10-way male PCB header.
PCB Type 86111-3a.

constant R-Cm, the selected outputs will not be able to react to S1 or S2 for a couple of seconds (i.e., the duration of the set pulse).
The second and third sections of the control board consist of identical circuits — see Fig. 7b.
Circuit ICs is an eight-fold inverter-driver that prompts the actual control circuits around IC3 and IC4 to provide the input relays and indicator LEDs with adequate current.
The drivers are controlled by two BCD-to-decimal decoders, IC1 and IC2, which are arranged in a manner to make it impossible for either IC to switch on more than one input at a time. If more than one switch is pressed at the same time,

11.40 elektron india november 1988

Fig. 7. Circuit diagram of the control section with the output switches in (a), and the switches for input source and recording in (b).
Fig. 8. Component layout of bus board 2.\(^{(1)}\)

---

**Parts list**

**BUSBOARD 2**

**Capacitors:**

\[C_{93}, C_{96} \text{ incl.}; C_{98} = 100 \mu\text{F}\]

**Semiconductors:**

\[D_1 \ldots D_8 \text{ incl.}; D_{10} = \text{1N4148}\]

**Miscellaneous:**

- RCA 7410P, Rev: 1.0 (from: National Semiconductor), or 7410P (from: Western Electric).
- TDA1500 (from: Siemens), or TDA1502 (from: Philips), or TDA1500N (from: National Semiconductor).
- ICM7260 (from: Fairchild), or 7260 (from: Z80A).
- K1 = 1A polyfuse PCB header.
- PCB Type 86111-3a1

---

\(^{(1)}\) Shaded Components not used

---

no input is selected at all. This is achieved by the use of BCD codes of which only one bit is high: those for 1, 2, 4, and 8. These codes are generated when only one switch is pressed. The hold function is obtained by feedback of the relevant output via a diode. As soon as an output is high, it causes a code at the input which ensures that the output remains high. This state can be altered only by operating another switch: the decoder then changes over. During the change-over (which lasts for a few hundred nanoseconds), or if more than one switch is pressed (which may last longer), none of the input relays can be energized. If more than one switch is pressed at the same time, the decoder will be presented with several high bits. One of the six not-connected decoder outputs will then go high and all connected outputs will become low.
When the preamplifier is switched on, the decoders are automatically set to 0, because their inputs are connected to ground (=0) via resistors. In this state the decoder will remain inactive until one of the switches is pressed. If it is desired that one of the inputs is active on switch-on, a 100 nF capacitor should be connected across the relevant switch.

**Power supply**

The circuit of the power supply is shown in Fig. 5. The supply for the control circuits and the relays is stabilized by IC5, a Type 7812 that has been 'elevated' to a 12.7-V regulator with the aid of D5. This is done to compensate the voltage drop across the outputs of ICs, so that the full 12 V remains available for the relays.

The symmetrical supply for the buffer-amplifier is regulated by IC9.

Any mains noise is filtered by capacitors shunting the diodes of bridge rectifier BR.

All parts of the power supply, except the mains on-off switch and K1, are housed on the PCB shown in Fig. 10.

**Construction**

The two bus boards are mounted one above the other at a distance of about 20 mm. This ensures that terminals A to N incl. are opposite one another, which facilitates inter-wiring them.

The component population plan of the two boards is shown in Fig. 6 and Fig. 8.

To facilitate the interconnection of terminals A to N, soldering pins should be used on bus board 1 at the 14 positions indicated. These pins should, of course, be put in place before the resistors of the input potential dividers are mounted. On bus board 2, solder a short length of wire to terminals A to N. These lengths of wire are later soldered to the corresponding soldering pins on board 1.

Before the two boards are finally connected together, solder appropriate lengths of wire to terminals VR and VL on bus board 1; these points are difficult to get at after the sandwich has been formed.

Once the two boards have been made into a sandwich, they may be mounted to the inside rear panel of the preamplifier by eight screws. This number of screws is necessary to spread the mechanical load evenly over the boards.

The component mounting plan for the control and amplifier board is shown in Fig. 9.

Note that switches S1 to S6 must have two terminals for the mother contact, because the connection between these two serves as a wire link in some of the switches.

The board provides three common terminals per channel for the volume and balance controls. The connections between these controls must therefore be hard-wired.

Always begin work on PCBs with placing the required wire links; these are easily forgotten once the board has been populated.

Note that header K1 and the 1 µF polycarbonate (polypropylene) capacitors should be fitted at the track side of the board. In some cases, it may also be advantageous to locate solder pins at the track side.

Any wiring carrying audio signals is best made in single screened audio cable. The screens may be earthed at both sides, since the boards have been designed to prevent earth loops.
ULTRASONIC DISTANCE METER

Until well into the twentieth century, most devices developed for measuring distance worked on the same principle: comparison of the measured distance with a standard unit of length. Other means are now available. One of these is the measurement of time taken by a sound wave to cover a certain distance. This sound normally lies beyond human hearing.

The ultrasonic rangefinder presented here is suitable for measuring distances between 25 cm and about 6 m. The measured distance is shown on a 3-digit liquid crystal display—LCD. The low current drawn by the unit makes battery operation possible: a 'LO BAT' reading on the LCD indicates when the battery needs to be replaced.

The block schematic in Fig. 1 shows the four major parts of the meter: a sender, a receiver, a timing and time reference section, and a counter with display.

The transduction element emits bursts of 12 pulses at a frequency of about 40 kHz. This frequency is roughly identical with the resonance frequency of the two transducers, so that some sort of selectivity is obtained at the sensing element. As soon as the first burst is emitted, a bistable is actuated which enables the counter. Immediately after the burst has been emitted, the unit is switched to reception. The sensitivity of the receiver is a function of time. During and immediately after emission of the burst, the sensitivity is low. Crosstalk between the transduction and sensing elements has, therefore, no effect on the operation of the unit — see Fig. 5. If an echo is received very soon after cessation of the emitted burst, it will be sufficiently strong to be processed by the receiver in spite of the very low sensitivity. An echo that takes a longer time to reach the sensing element will be weaker, but by then the sensitivity of the receiver has become higher. The upshot of this arrangement is that reliable measurements, unaffected by spurious reflections and crosstalk, may be made with relatively simple means.

At the instant the echo is sensed, the bistable is reset and the counter state transferred to the output latch. Since the clock frequency is 17.05 kHz and the velocity of sound under normal atmospheric conditions may be taken as 341 m s⁻¹, the period of the clock is equal to the time taken by the burst to travel 2 cm i.e., 1 cm forward and 1 cm back. This means that the number of clock pulses counted between the onset of emission of the burst and the sensing of the echo is equal to the number of centimetres between the transducers and the reflecting surface.

Accuracy

The accuracy of the measurement depends on the precision with which time is measured and on the ambient conditions. The speed of sound depends on the atmospheric pressure, the temperature, and the air density. Readers interested in the details of these dependencies are referred to the inset box.

A source of larger errors than caused by atmospheric conditions is the unit itself, mainly due to the incorrect triggering of the receiver. Partly because of the Q factor of the sensing element, it takes a finite time (up to a few periods of the 40 kHz signal) before the received signal attains maximum amplitude and the receiver is triggered. Each delayed period causes a measuring error of about half a centimetre.

None the less, under normal conditions, measurements made with the prototype at up to 6 m were at all times accurate to within 2%, i.e. 2 cm per metre.

Circuit description

The transduction element is driven by four paired CMOS buffers. The output stage is actually a full bridge which causes a doubling of the effective voltage across the element. Capacitor C1 blocks the DC component of the output signal during pauses in emission. To obtain bursts at maximum energy, IC1 is connected direct to the 9-volt battery. The remainder of the circuit operates from 5 V.

The 40 kHz oscillator is tuned to the resonance frequency of the transducers with the aid of P1. The regulated supply voltage ensures adequate frequency stability. Comparator As matches the logic levels of the oscillator (high = 5 V) and the output circuit (high = 9 V).

The 5-volt supply is regulated by a 78L05. This type of regulator requires only a small bias current at low output currents and thus helps to keep the overall current drawn by the circuit low (typ. 4.5 mA). Unfortunately, the load regulation of this regulator is poor; good decoupling, particularly of the counter IC (R6 – C6), is therefore essential.

Fig. 1. Block schematic of the distance meter.
The central timing is provided by ICs. When Si is pressed, output Q6 goes high twice a second. Network R1-C1 enables the 40 kHz oscillator for about 0.3 ms, so that the emitted burst contains 12 periods of the 40 kHz signal.

During emission, the output of A1 is high which, via D1, causes the threshold of comparator A2 to be raised to a level that makes triggering by crosstalk impossible.

At the start of an emission, bistable N6-N7 is set. This disables the count inhibit input of IC6, which thereupon commences counting the 17.05 kHz pulses applied to pin 32 by IC1.

Receiver input amplifier A3 has a gain of 33 dB [20 log(R8/R9)]. The amplifier is AC coupled, because the sensing element has a virtually infinite high DC resistance. The input offset voltage is, therefore, not amplified. Also, KA serves to minimize the offset voltage caused by the input bias current. A minimum offset voltage at the output is important because, together with the input offset voltage of A6, it determines the maximum attainable sensitivity. Time-dependent sensitivity is realized by A6 lowering of the trigger level of A6 via time constant R6-C6. The maximum sensitivity may be matched to the ambient conditions by P6: more about this under calibration.

When an echo is received, the output of A6 goes low, which causes the bistable to be reset, and this in turn disables the clock to IC6. At the same time, a short negative pulse is applied via R1-C1 and N6 to pin 34 (STORE), which results in the transfer of the counter state to the output latch of IC6. Gate N6 merely buffers the low-impedance store input. When the Q6 output of IC6 goes low, the counter in IC6 is reset, and the circuit is ready for the next measurement. If Q6 goes low in the absence of an echo, the counter is still reset, as is the bistable (via D1). The display then reads 0.00 to indicate an abortive measurement.

Apart from a counter, IC6 also contains all the necessary circuitry for driving a 3½-digit display. Only three digits are used in the present circuit. Gate N6 inverts the backplane signal of the LCD and thus provides a fixed drive for the decimal point.

The battery voltage is monitored by N6. When it drops to about 7 V, the gate’s function changes from non-inverting to inverting, which causes the LOW BAT segment of the LCD to light. Flickering of this is prevented by the hysteresis of around 200 mV provided by R8.

**Construction**

Before anything else, make sure that the printed-circuit board fits snugly in the chosen case. Note that two corners must be removed to allow passage of the screws that fasten the front and rear of the case.

Many wire links are required and these should, as a general rule, be soldered in place before any population of the board takes place. Make sure that the LCD is mounted at the correct height to fit snugly in the window provided in the case. The distance between the top of the display and the board must be 25 mm. To prevent crosstalk of the LCD drive pulses to the receiver, it is essential to fit a tin or brass screen between the upper row of LCD pins and the transducers. This screen is fitted between the two solder pins provided.

A second screen is required to cover the shaded area in Fig. 4. It should be soldered to the first screen near C6, and kept in place with the aid of a few drops of superglue or epoxy resin. The transducers may be fitted on to the solder pins provided on the board or outside the case, for instance, in the blemmers of a car. On the board, they will be located towards the front of the case, in which two 16 mm dia. holes must be drilled. If mounted externally, they are connected to the board by 2-way individually screened cable.

If the unit is used in a car, and supplied from the car battery, it is advisable to connect a small choke in series with the supply line to the meter and decouple it with a 100 μF, 16 V capacitor.

**Calibration**

A good multimeter is essential; an oscilloscope and/or frequency meter is useful.

First, the frequency of the 40 kHz oscillator must be matched to the resonance frequency of the transducers. Connect a temporary wire link between pins 1 and 14 of IC6; this will cause the transduction element to operate continuously. Turn P1 fully anticlockwise. Measure the current drawn from the battery with the multimeter and turn P1 slowly clockwise until the current is a maximum (about 16 mA). The oscillator is then set to the correct frequency. Note that when P1 is turned further, there is a second current peak, but that is NOT the required point. This is all assuming that the 4093 used in the IC6 position is of SGS or RCA manufacture. The Motorola version has a smaller hysteresis and this may necessitate an increase in the value of C6 to 2n2. The National Semiconductor version, on the other hand, has a higher hysteresis, so that the value of C6 may have to be reduced to 470 p.

Remove the wire link from pins 1 and 14 of IC6. Press S1 and make sure that the transduction element produces a short click twice a second.

Next, P2 must be adjusted until the oscillator in IC6 operates at 17.05 kHz.
(measured with a frequency meter at pin 9 of the IC). In the absence of a frequency meter, place the unit in a position where the distance between the front of the transducers and a good reflecting surface (a wall or window pane) is exactly one metre (measured with a tape rule or similar). Press S1 and turn P3 until the display reads 1.00. If the reading is not stable or just 0.00, turn P3 slightly until a correct, stable reading is obtained.

Adjustment of P1 (sensitivity) depends largely on the circumstances of use. In quiet surroundings, the control may be set fully anticlockwise (maximum sensitivity). If, however, the display gives spurious readings, like 128, 256, or 512, the sensitivity is too high: the meter then detects its own clock. This is obviated by turning P3 slightly clockwise.

If the unit is used in noisy surroundings, reduce its sensitivity even further, so that it does not respond to spurious sounds. Note, however, that the maximum measurable distance is then reduced.

It should be borne in mind that absorbent surfaces, such as furniture, dressed people, and so on, can not, or at least not reliably, be detected. This is because the echo from them is too weak to trigger the receiver. It pays, however, to experiment. For instance, the sensitivity of the receiver may be increased (within reason) by reducing the value of R5. Furthermore, the time dependency of the sensitivity may be altered by changing the value of constant R-Cs. Reducing that value makes the meter more sensitive over shorter distances.
MACROVISION DECODER/BLANKER

First used by CBS-Fox on PAL VHS tapes of the action movie *Crocodile Dundee*, the MacroVision encryption system is gradually being introduced by film and video rental companies to prevent customers making copies of prerecorded video tapes. This article describes the basic operation of the MacroVision system, and proposes a circuit that negates the copy protection signal.

Invisible lines
In the PAL system, a television picture is transmitted (and recorded) as 625 interlaced lines. Actually, the picture, or frame, is transmitted as two rasters of 312.5 lines, at a speed of 25 per second (50 rasters per second: the field frequency is 50 Hz). Not all lines are, however, visible on the screen. The vertical blanking interval (VBI) comprises the vertical (raster) synchronization pulse, and about 17 blank lines, which produce a black bar at the top of the screen when the picture is shifted downwards with the vertical picture position control. Most TV stations, however, use the 17 lines in the VBI for broadcasting Teletext and/or timing signals for VCRs. On many video tapes, the blanking interval is used for storing coded product registration data and title labels, which can be read back with the aid of special, proprietary, equipment. Not surprisingly, the MacroVision system also makes use of the available lines in the VBI.

Upsetting the AGC
On the latest releases of MacroVision encoded video tapes, the contents of lines 5 up to and including 14 following the raster sync pulse contain pulses that intended are to upset the operation of the VCR's recording circuits. This is achieved as outlined below.

The amplitude of the colour CVBS (composite video blanking synchronisation) signal provided by VCRs is standardized at 1 Vpp at a load impedance of 75 Ω. The highest and lowest instantaneous amplitude of the output signal corresponds to maximum intensity (white) and minimum intensity (bottom of sync pulse) respectively. The black level is usually slightly higher than the top of the sync pulse at an amplitude of 0.3 V.

Virtually all VCRs have a built-in automatic gain control circuit (AGC) at the input to optimize the signal-to-noise ratio by making sure that the recording amplifier is driven with the standard signal amplitude. Most of these AGC circuits are capable of correcting input amplitudes between 0.5 Vpp and 2 Vpp, and it is precisely this characteristic that is 'exploited' by the MacroVision system. Figures 1a, 1b and 1c show a number of picture lines with different contents. Fig. 1a is the reference, showing the well-known staircase test signal. The line starts with the line synchronisation pulse, followed by the so-called rear porch, which serves as the black reference (in a colour signal, it also carries the colour burst). Then follows the actual picture contents, represented here as the staircase (compare this to Fig. 1b, which shows a blank line). The MacroVision signal is shown in Fig. 1c. It is composed of 5 black-to-white transitions at a frequency of about 48 kHz, with 'black' going lower than the reference level, and reaching down to the bottom of the sync pulse, while 'white' has about two times the amplitude of the standard white level. It will be clear that almost any AGC will fail to correct the amplitude of such a signal, whose interfering effect is further boosted by variation of the maximum white level.

The AGC circuits in most VCRs use the sync pulse as the reference for setting the amplitude of the video signal. The rear porch level is measured with respect to the bottom of the sync pulse, and set to about 0.3 V. In the lines affected by a MacroVision anti-copy burst, the lowest level of the signal equals that of the sync bottom, causing the recording VCR to mistake these levels for sync pulses. This, in turn, causes the AGC to set the input amplifier gain on the basis of the next black level, which is not a black level at all, but a maximum white level. The AGC can not but reduce the signal amplitude to such an extent that the picture becomes dark, and difficult to synchronize properly. The ultra-white level of the MacroVision may also wreak havoc with
the AGC's overdrive protection, reducing the signal amplitude even further.

**Not always effective?**
The degree of interference caused by the MacroVision anti-copy burst in the VBI varies from VCR to VCR. In addition to this fact, it is noteworthy that the burst appears to affect VCR input circuits only, not those of most TV sets. It will be clear from the above discussion that the effect of the interference caused by the MacroVision bursts depends mainly on the dynamic behaviour of the AGC circuit in the VCR. This behaviour, in turn, is defined by the regulation time constants of the circuit. Some VCRs have a 'fast-acting' AGC, others a relatively 'slow' circuit. The latter types are largely insensitive to the pulses in the VBI, and can be used for copying tapes even if these are MacroVision-protected. Modern TV sets generally do not suffer from instability caused by MacroVision-coded signals because the operation of the internal, PLL-controlled, line sync generator is usually not affected by the interfering pulses — hence, the reference black level is correctly deduced from the input signal. Also, there is no input overdrive protection circuit that controls the AGC — signal levels exceeding maximum white are simply clipped.

**MacroVision decoder/blanker**
The task of the decoder/blanker is to recognize the MacroVision anti-copy burst in 10 successive lines in the VBI, and replace it with a blank (black) level, hence the name decoder/blanker. Relatively simple to formulate, this task is not at all simple to carry out in practice. The circuit proposed here is fairly complex because it was purposely designed around discrete, commonly available, components rather than (expensive) special ICs.

The operation of the decoder/blanker is explained with reference to the block diagram of Fig. 3 and the circuit diagram of Fig. 4. At the input of the circuit, T1 and T2 form a buffer with an amplification of 2. The signal is then clamped by D1, so that comparator ICs (a BiMOS opamp Type CA3130) can filter out the line (H) and raster (V) synchronisation pulses. The line pulses control ES1 after being filtered in C1-L1-Ts. Similarly, the raster pulses reach T4 after passing through an L-C low-pass filter. The raster pulses at the start of the blanking interval serve to define the time slot available for 'capturing' the MacroVision signal. The positive edge of the raster pulse triggers monostable MMVI, which introduces a delay of 300 us to the fourth line, at which the interference starts (see Fig. 5). After the delay has lapsed, MMV2 is triggered. Its output controls electronic

---

**Fig. 1.** Staircase test signal (1a), blanked line (1b) and MacroVision interference signal (1c).

**Fig. 2.** Double-trace oscillogram showing a line with MacroVision interference (upper trace), and a normal, empty line in the blanking interval (lower trace).
switches ES1, ES4, and ES5. During the MacroVision burst, ES1 breaks the video signal, while ES4 feeds the black level obtained with potential divider R7-R8 to output buffer T3-T4. The line synchronisation pulses required during the blank lines are provided by T5 via ES4 pulling the gate of T3 to ground. MMV2 is dimensioned for a monotime of 589 μs, covering the duration of 9 of the 10 Macrovision lines. After having filled these with a continuous black level, ES4 again passes the normal video signal, until the decoder is re-triggered. Note that it is not possible to blank out exactly 640 μs (10 lines), because this would give rise to colour purity errors near the top edge of the picture. In some cases, the MacroVision system also affects the colour burst.

The status indication LEDs of the decoder/blanker obviate the need for an oscilloscope for a quick check whether or not a particular tape is MacroVision-coded. When a correct video signal is applied to the decoder/blanker, the LEDs for horizontal and vertical sync will light steadily, while LED PROTECTED TAPE flickers when the MacroVision signal is recognized.

The output buffer of the decoder/blanker can drive two 75 Ω loads. The input amplifier of the circuit should be driven from a 75 Ω source at an amplitude of 1 Vpp (an external pre-amplifier or attenuator may be required to ensure this level).

No alignment required

The construction of the MacroVision decoder/blanker on the printed circuit board shown in Fig. 6 is straightforward and requires no further discussion other than that it is important not to overlook the six wire links.

No alignment should be required when the relevant 1% resistors and close-tolerance polystyrene capacitors are used as stated in the parts list. The monotime of MMV1 and that of MMV2 are purposely made slightly longer and shorter respectively to compensate tolerances. When the capacitors and resistors in the delay circuits have a tolerance greater...
Fig. 5. About 300 μs after the vertical synchronisation pulse, the decoder circuit uses a time slot of 585 μs to replace the interfering pulses in 9 of the 10 MacroVision lines with a steady black level.

than 5%, some MacroVision interference may get through to the recording VCR because ES2 either shuts down too late, or passes the video signal too early. In this case, R6 and R7 may be made adjustable (use 10-turn presets) to enable accurate adjustment of the delay times. It is possible to use a 74HC4066 instead of the 74HCT4066 in position IC1. A LOC莫斯 type HEF4066 should also work, but this was not tested in practice.

Fig. 6. Track layout and component overlay of the printed circuit board for building the MacroVision decoder/blacker.
TRANSISTOR CURVE TRACER

There exist many ways of testing transistors, but each of these has its limitations because only one parameter is tested at a time. The curve tracer presented here tests all major characteristics in one go by displaying a number of curves on an oscilloscope screen. One limitation of the tracer should be mentioned right from the start, however, in the version discussed here, it can only test n-p-n transistors.

Background to transistor testing

A simple o.k./faulty test of a transistor can be carried out by considering the device as consisting of two anti-series connected diodes (Fig. 1). This test, which can be carried out with the aid of an ohmmeter, is fine for an initial check, but fails to provide information on one of the most important transistor characteristics: the static forward current transfer ratio, hFE, also referred to as the current amplification.

Most bipolar transistors have 3 terminals: base (B), emitter (E) and collector (C). For the description of their electrical characteristics, however, transistors are often treated as four-pole circuits. This is so because one terminal, usually the emitter, is common to the input and the output (Fig. 2; common emitter circuit). The four-pole circuit of Fig. 2 thus has 2 inputs, base and emitter, and two outputs, collector and emitter. Electrically, there are four important parameters to consider: base input current (Ib), input voltage (Ube), output collector current (Ic), and output voltage (Uce).

Without going into the actual, quite complex, operation of the transistor, it is safe to say that this should convert a base current into a more or less proportionally larger collector current. The conversion ratio is the previously mentioned static characteristic hFE, sometimes also written as a'.

Figure 3a shows that the collector current is hFE times greater than the base current. The base input voltage is largely constant at 0.6 to 0.7 V (this is the forward drop across the base-emitter diode), while the output voltage is determined by the way the collector is connected. The collector may be connected direct to the positive supply rail, making the collector current independent of the supply voltage level, because it is controlled solely by the base current. The circuit thus obtained is called a current source.

Output voltage rather than output current is obtained by inserting a series resistor in the collector line as shown in Fig. 3b. This resistor of value R translates the collector current into a collector voltage, and the circuit thus forms...
an amplifier which converts input current $I_a$ into output voltage $I_c R$. Since the voltage on the collector is measured with respect to the emitter, it decreases with increasing base current, so that the transistor works as an inverting amplifier.

It is also possible to configure the transistor as a voltage-to-voltage amplifier (Fig. 3c). It is not possible to apply any voltage higher than about 0.7 V direct to the base, because this would cause excessive base-emitter current which is likely to cause destruction of the transistor. To prevent this, a resistor is fitted in series with the base, to convert the input voltage into base current, which, in turn, results in collector current or voltage as discussed above. The input voltage is actually lowered by the fixed base-emitter drop of about 0.6 V. This drop is usually compensated by biasing techniques, which will not be discussed here.

**Transistor characteristics**

Although many manufacturers provide transistor characteristics in the form of reference tables, it may be more convenient to deduce the exact behaviour of a particular type from plotted curves. Of these, the so-called output characteristic is by far the most important. As an example, Fig. 4 shows the output characteristic of the well-known BC107. The curves show the collector current as a function of the collector-emitter voltage, with base current as a parameter. An ideal transistor would produce straight lines — collector current is constant, since its magnitude is governed by the base current only, not by the collector-emitter voltage. The curves show that this is not so in practice. The so-called early effect becomes manifest at relatively high values of the collector current, causing the transistor to behave unlike an ideal current source.

Figure 4 can also be used to deduce the current amplification factor. The 50 mA curve gives an average collector current of 12.5 mA, so that $I_{CE} = I_c / I_a = 12.5 / 0.05 = 250$.

**Block diagram**

The transistor curve tracer is capable of showing the previously discussed output characteristic on an oscilloscope screen. The curves displayed are of great value for a quick O.K./faulty test, but also for determining the approximate current amplification of unmarked transistors, which are often offered in surplus stores and at rallies at a fraction of the cost of marked and tested devices. Another interesting application of the curve tracer is the finding of closely matched types in a batch of transistors.

With reference to the block diagram of Fig. 5, a sawtooth generator drives an amplifier that provides the collector-emitter voltage, which swings between 0 and 10 V. The $I_a$ control block ensures that the base current for the transistor under test is increased in steps of 25 $\mu$A. The completely automatic test procedure is cyclic and comprises the following operations:

1. the base current is set, starting at 0 $\mu$A;
2. the sawtooth generator gradually raises the collector voltage;
3. when the maximum value of $V_{CE}$ is reached, the sawtooth generator is reset, and the base current is increased by 25 $\mu$A;
4. steps 2 and 3 are repeated.

After 8 test cycles, the base current is set to nought again, and the procedure is restarted.

The oscilloscope should really measure both the collector-emitter voltage and the collector current. A different approach is required, however, for both measurements. The deviations caused by the approach adopted are acceptable, as will be shown below.

In practice, the emitter current is measured instead of the collector current, as the drop across current sensing resistor $R_1$. The emitter current is slightly higher than the collector current because it is the sum of the collector current and the base current. Fortunately,
the measuring error thus introduced is smaller than 1%, because the base current is small relative to the collector current.

A small measurement error is also introduced in the recording of the collector-emitter voltage because the drop across $R_1$ is included. This resistor has a value of only 1 $\Omega$, however, so that the error amounts to only 0.1 V at the maximum collector-emitter voltage of 10 V.

There are two reasons for not measuring the 'real' collector current and collector-emitter voltage. Firstly, the non-standard arrangement allows the ground reference for the recording instrument (i.e., the scope) to be the same as that for the circuit. Secondly, inversion of the curves on the display is avoided (there are still many oscilloscopes around that lack an invert function on each input).

The sawtooth generator operates at such a speed as to produce apparently non-moving curves on the scope screen (see Fig. 9).

**Practical circuit**

The circuit diagram of the transistor curve tracer is given in Fig. 6. The rising slope of the sawtooth voltage is provided by current source $T_1{-}R_1{-}R_4{-}D_1$ and a capacitor $C_1$. $D_1$ keeps the base voltage of $T_1$ fixed at 12 V. The emitter is, therefore, at 12.7 V, resulting in a collector current of about 5 mA at the given value of $R_5$. This current charges $C_1$ and results in a linearly increasing voltage on the capacitor $T_2$ and $T_3$ monitor the instantaneous output voltage of the sawtooth generator. $T_3$ conducts via $R_5$, and $T_2$ is kept off, until the maximum value is reached. When this happens at $12 - V(23) = 11.3$ V, $T_3$ is turned off. $T_3$ can then conduct via $R_5$ because the collector of $T_3$ is pulled to the ground potential by $R_5$. The collector voltage of $T_3$ rises rapidly to practically 12 V, and causes $T_5$ to conduct via $R_5$. $T_5$'s turn rapidly discharges $C_1$, forming the falling slope of the sawtooth voltage. $C_3$ prevents $T_5$ conducting before $C_1$ is completely discharged. When $T_2$ starts to conduct, $C_1$ supplies a positive voltage pulse to the base of $T_3$, causing this to remain off until $C_1$ is completely discharged. $T_2$ is configured as an emitter follower to ensure that the sawtooth generator can supply enough current to the transistor under test.

Counter $IC_1$ sets the base current via its binary outputs that function as current sources together with $R_5$ to $R_6$. The current is increased by 25 $\mu$A when the sawtooth generator is reset, and $IC_1$ is clocked. Since three counter outputs are used, the current increases in $8 (2^3)$ steps from 0 $\mu$A to 175 $\mu$A.

The circuit is fed from a regulated 15 V supply to ensure a stable display.

**Parts list**

- **Resistors (±5%):**
  - $R_1 = 1k\Omega$
  - $R_2 = 33R$
  - $R_5 = 470R$
  - $P_4 = 1k\Omega$
  - $R_6 = 100k\Omega$
  - $R_7 = 10k\Omega$
  - $R_8 = 22k\Omega$
  - $R_9 = 3.3k\Omega$ incl. $= 220k\Omega$

- **Capacitors:**
  - $C_1 = 470n\mu F$
  - $C_2 = 2\mu F$
  - $C_3 = 100n\mu F$
  - $C_4 = 10k\mu F$
  - $C_5 = 220k\mu F$

- **Semiconductors:**
  - $D_1$ = zener diode 12 V; 400 mW
  - $D_2;D_3;D_4 = 1N4148$
  - $D_5 ... D_8$ incl. $= 1N4001$
  - $IC_1 = 4024$
  - $IC_2 = 7815$
  - $T_1; T_2; T_3 = BC557B$
  - $T_4; T_5 = BC547B$

- **Miscellaneous:**
  - PCB Type 888087
Prototype of the populated board. Note that the ready-made board supplied through the Readers Services has a solder mask at the track side, and a printed, silk-screen, component overlay at the component side.

Fig. 8. Typical oscilloscope setting for operation with the curve tracer. 1) X-Y button pressed. 2) Internal timebase off. 3) Trigger circuits disabled. 4) Y input that receives the converted collector current via a 1:1 probe. 5) Input attenuator set to 10 mV/div. 6) Second Y input of the scope used as X input here. 7) X sensitivity set to 1 V/div. 8) Zero reference point of the graph is shifted to left-hand bottom corner of display.

Fig. 9. Some curves obtained with frequently used transistors. From the left to the right: BC547A, BC547B, BC550, BC550C.

Construction and connection to the oscilloscope

Construction of the transistor curve tracer is downright simple on the printed circuit board shown in Fig. 7. Use a 14-way socket for IC1, and mind the polarization of electrolytic capacitor C5. The voltage regulator, IC2, should not require a heat-sink. Connect the AC inputs of the completed board to the 15 V secondary of a small (4.5 VA) mains transformer. The n-p-n transistor under test (TUT) is connected to the tester by means of short, insulated and coloured test wires terminated in small crocodile clips.

The oscilloscope should be set to operate in X-Y mode, in which the built-in timebase is disabled. Connect output x of the tester to the terminal labelled X-EXT or HORIZ. on the oscilloscope (on some double-trace oscilloscopes, one of the Y inputs can be set to function as X input). Use a 1:1 probe to connect ground and output y of the tester to the corresponding input(s) of the scope. Since the current sensing resistor has a value of 1 Ω, 1 mA of collector current corresponds to 1 mV. In most cases, the results obtained with the curve tracer are optimum when the scope sensitivity is set to 10 mV per division. Figure 8 shows a typical oscilloscope setting.

Results

Figure 9 shows 4 oscilloscope photographs taken with commonly used transistor types connected to the curve tracer. The rate of rise of the left part of the curves shows the different static characteristics of the transistors. Figure 9a applies to a Type BC547A, Fig. 9b to a Type BC547B. The latter type clearly has a higher current amplification (as indicated by the suffix in the type number). The curves in Fig. 9c belong to a BC550B. The current amplification of this transistor is about equal to that of the BC547B, but the larger part of each curve runs almost horizontal. The BC550B, therefore, comes closer to the ideal transistor than the BC547A or B, and will cause less distortion in an amplifier circuit. The last photograph, Fig. 9d, shows the behaviour of the Type BC550C, which has such high current amplification that some of the curves run off the screen. When transistors with a very high value of hFE are tested, it may be necessary to fit a small switch in series with D4. When the switch is opened, the maximum base current is 75 rather than 175 μA, and the scope displays only four curves.
Delicate Repairs to Costly Microchips
by Leon Clifford

Delicate microsurgery to repair faulty silicon chips was performed for the first time in Britain in early 1987 by a small high technology company which plans to turn its expertise into a money-spinning business. The company, Oxford Applied Research (OAR) of Witney, is a spin-off from Oxford University with which it still works closely. The company makes complicated scientific instruments, known as ion beam machines, and its foray into the microchip business happened almost by accident. Engineers at STC, the British electronics group, had a problem with a chip they were developing and it transpired that OAR's ion beam machine could provide the solution.

"It really was a tool looking for a role and then along came STC with this problem and we were able to solve it," said Dr Roy Clampiltt, the managing director of OAR. The operation for STC involved using an ion beam machine to make a precise incision on eight prototype chips and removing a short circuit. This prevented a six-week delay in getting the chip into full production.

Dr Clampiltt thinks that chip repair is likely to be a growth business. "My challenge now is to break into that market. There is a huge potential," he said.

Surgical precision
There is an explosion in customized or application-specific integrated circuits as more companies are demanding specially tailored chips to fit the electronic systems they are making. An increasing number of different chip designs is being created and they have to be tested as prototypes before volume production commences. It can take up to two months to turn a design into a prototype and a minor fault that delays prototype testing can result in a costly two-months slip in the manufacture of a new product. However, if it is possible to repair a prototype chip to enable testing to be completed with-
The ion beam machine can repair faults that occur in the production of a chip. For example, an unwanted piece of metal can form a conducting bridge—a short-circuit—between two parts of the chip, which makes it useless. However, if this bridge is removed and the short-circuit is broken, then the chip's electrical integrity is restored.

"If it is a metal bridge and if it is accessible, then it can be cut," said Dr Clampitt, "and yet most of the companies that do full custom chip design have never heard of this technique."

Saving the prototypes

STC's problem involved an unwanted metal bridge that had occurred on eight prototypes of a new telecom chip designed by STL, the company's research arm, using 2 μm double-level complementary metal oxide semiconductor (CMOS) very large scale integration (VLSI) technology. "The mighty STC with all its microscopes could see the fault but could do nothing," said Dr Clampitt. The prototype chips were manufactured in the United States by a semiconductor company, said STL's David Wright, who was in charge of the project. "We got the design right but one mistake was made in the final stages of physical layout in the United States. The chip contains 70,000 devices and 100,000 connections and one of those connections was put down on top of another instead of bypassing it," he explained.

"We had eight chips which we knew would work except for this short circuit. The obvious thing to do was to cut through it," said Mr Wright. The cut needed to be 20 μm long, 2 μm wide and less than 1 μm deep. However, the laser to which he had access produced a spot 10 μm across, far too large when the chip has features that are only 2 μm or 3 μm apart. An electron beam would have eroded the metal, but the 1 keV of energy necessary would have destroyed the rest of the chip. The only option was an ion beam and that meant going to OAR.

Fabulous machine

OAR used a machine it had developed with the Science and Engineering Research Council and which was sited in the Engineering Science Department of Oxford University. The repair work saved STC six weeks and a lot of money. Dr Clampitt has identified a two-tier market for OAR. "I can see us setting up a chip repair shop in the United Kingdom for the small boys and selling machines to the big chip companies who have chips diagnostic equipment in their laboratories.

"We have made a fabulous machine and what I want to do now is go into production."

---

**THE SUPER CAPACITOR: OPERATION AND APPLICATION**

![Image of capacitors]

Power supply back-up capacitors with a capacitance between several tens of milli-farads and tens of farads are currently available from a number of manufacturers. In spite of their huge capacitance, these devices are physically very small with sizes varying between that of a button cell and a matchbox.

The use of CMOS memory elements in combination with a back-up battery to give a non-volatile memory is fairly standard these days. But non-rechargeable batteries often go flat quite unexpectedly, and the lifetime of NiCd types is also limited. Fortunately, the current consumption of CMOS circuits has been significantly reduced over the past few years, and memories need only be powered from a back-up supply for as long as the main power supply is off, which may last from a few seconds to a few weeks. With this in mind, the choice of the capacitor as a back-up supply is not surprising. However, the size and electrical characteristics of electrolytic types make these unsuitable for practical ap-
A special structure

Conductive materials exchange charged particles when brought into contact. In the contact area, dissociation gives rise to a potential difference, called barrier potential. This principle is utilized in most types of primary and secondary battery, and thermocouples. The charges causing the barrier potential concentrate in layers along the imaginary dissociation line between the two materials. One material has a surplus charge of positive ions, the other a surplus charge of negative ions. These two layers are commonly referred to as the electrochemical double layer.

To illustrate the basic operation of the super capacitor, Fig. 1 shows a cross-sectional view of the layer between carbon and an electrolyte (e.g., diluted sulphuric acid). The structure of the double layer is similar to that of a capacitor. In principle, all that is required to modify the charge in the double layer is to apply an external voltage across the dissociation layer. In practice, however, care should be taken that the current that would inevitably flow through the conductive materials does not cause an electrochemical reaction. Current flow is prevented by the special internal construction of the super capacitor, which will be discussed below.

The capacitance per unit area of the electric double layer is estimated as high as 20 to 40 μF/cm². The previously mentioned carbon is actually activated carbon, an extremely porous material whose surface area is of the order of 1000 m²/g. Consequently, one gram of activated carbon particles can be calculated to provide a capacitance between 200 and 400 farad.

Fig. 2 shows the basic construction of the enclosure for the super capacitor. The acidulated, activated, carbon is placed into an insulating rubber gasket which is sealed at both sides with a conductive rubber disc. The unit is closed hermetically by vulcanization. The operation of the cell is enhanced by an thin, ion-permeable, separator, which may be considered a kind of sieve for molecules and ions of a certain size. The separator is dimensioned such that it passes only hydrogen ions in the electrolyte.

The cell operates as follows: when a voltage is applied across the electrodes, positive ions travel through the separator, towards the negative electrode, leaving negative ions behind. This process gives rise to a potential difference across the membrane, and effectively prevents an electrochemical reaction. Meanwhile, the ion balance at both sides of the membrane is lost. An external voltage source, which supplies charge via the negative electrode, and removes charge via the positive electrode, is required to restore the ion balance in the dissociation layer between carbon and electrolyte. Here we have a capacitor with two electrodes and a dielectric.

The capacitor element thus made has a relatively low working voltage (1 to 2 V). For most applications, elements are, therefore, connected in series. Figure 3 shows that stacking is simple to achieve thanks to the basic structure of the super capacitor. The drawing also shows that one terminal is connected to the metal enclosure. Although the capacitor is, strictly speaking, non-polarized, this terminal is usually marked —, and connected to ground.

Electric operation of the double layer capacitor

The basic construction of the super capacitor is once more given in Fig. 4 for describing the equivalent circuit. Each carbon particle, Cₚ, together with the surrounding diluted acid, forms a small capacitor, connected to one electrode either direct, or via surrounding particles (resistance Rₛ). The resistance between the particle and the other electrode depends on the ion flow through the liquid electrolyte and the separator (resistance Rₛ').

The value of the small capacitor is related to the surface of the carbon particle. The resistance between it and the two electrodes depends on its position in the cell. This analysis forms the basis for
the equivalent circuit drawn in Fig. 5. In this, R<sub>n</sub> is the electric resistance of the separator membrane (not to be confused with R<sub>n</sub>), while R<sub>n</sub> stands for the capacitor's leakage resistance. The equivalent circuit thus obtained very nearly resembles the actual state of the super capacitor, but is relatively complex. Fortunately, it can be simplified as shown in Fig. 6. This model shows clearly that the super capacitor may be thought of as composed of a large number of R-C networks, whose values of R and C depend on a number of factors, including the size of the individual carbon particle, and its position with respect to the electrodes.

The electrostatic capacitance of the super capacitor has properties similar to the electric capacity of a battery. This means that the capacitance is fairly difficult to ascertain because values obtained depend on measurement conditions. Usually, capacitance is measured by connecting the super capacitor to an external voltage source via a resistor whose value is large relative to the internal resistance of the capacitor. In this set-up, all elementary capacitors are charged equally, so that the recorded charge curve can be used to deduce the effective capacitance. Measurement of the equivalent series resistance (ESR) of the capacitor is not so simple. Manufacturers of super capacitors provide ESR specifications related to a number of test frequencies. The relatively high ESR values found in the data sheets make clear that the super capacitor is, unfortunately, not suitable for AC applications (smoothing; filter circuits).

In conclusion, the main characteristics of the super capacitor can be summarized as follows:

- high volumetric efficiency;
- maintenance-free, simple to install;
- no need for special charging circuits;
- no short-circuit when the capacitor breaks down — the super capacitor forms an open circuit instead.
- Low risk of explosion thanks to low electrolyte content;
- long life without dry-up problems;
- not suitable for filter applications because of relatively high ESR.
DATA ENCRYPTION

by Pete Chown

Hacking, the illegal accessing of computers, is a crime peculiar to our technological world. It is also becoming more widespread. One way of frustrating hackers is data encryption.

Data encryption is a vital part of data security but, since effective codes are not too widely advertised, information on it is scarce.

The modern tendency is to design codes where a knowledge of the algorithm used for encoding a message is not sufficient by itself to break the code. In such a system, the people exchanging messages agree a key in advance, which might be a string of 20 random bytes. Hackers not knowing the key will not be able to break the code, even if they know the algorithm.

In this article, I will outline a code that I have developed for private purposes. It uses a key that can be any length, depending on the level of security required, up to the length of the message being transmitted. For simplicity's sake, I will, however, assume a 20-byte key.

If you think that 20 bytes is excessive, because anyone trying to break the code would have to hit on the right key out of 2160 combinations, remember that nobody in his right mind approaches code breaking this way. He will look for flaws in the algorithm instead. A long key has the effect of making the message more varied and this makes it less likely that someone will be able to see the right key to use.

In its simplest form, the code is formulated by regarding the message as a sequence of bytes. These would normally be ASCII codes. The first byte of the message is then Exclusive-OR-ed with the first byte of the key, the second byte of the message with the second byte of the key, and so on until the key has been used up. The twenty-first byte of the message is then Exclusive-OR-ed with the first byte of the key. This process continues until the message has been coded completely. This method of encryption suffers from a huge snag. If the hacker gets the first byte of the key right, he will also get every 20th byte right. This will allow him to build up the key bit by bit. The code is, therefore, refined to prevent this.

Before the message is encoded, it is altered in a way that will make it impossible to recover any of it if it contains any errors. The first byte is left as it is, and the second byte is Exclusive-OR-ed with the first byte and stored as the second byte. The third byte is Exclusive-OR-ed with the original second byte, and so on.

The message is decoded in a similar manner, but the third byte is Exclusive-OR-ed with the second byte that has just been calculated.

Now consider what will happen if the message becomes corrupted, because the key has been guessed, but is partly wrong. Any byte that is wrong will lead to the wrong value being generated. When this is Exclusive-OR-ed with the next byte, it will cause this to be incorrect as well. The whole message will, therefore, be decoded incorrectly, even if only one byte in the key is wrong.

It is worth summarizing the way in which encoding and decoding are carried out, because it is difficult to describe it at the same time as attempting to give some insight into the logic of the code.

**Encoding**

1. a) Leave first byte unchanged.
   b) Exclusive-OR second byte with first byte.
   c) Exclusive-OR third byte with ORIGINAL second byte.
   d) Exclusive-OR fourth byte with ORIGINAL third byte, and so on.

2. a) Exclusive-OR new first byte with first byte of key.
   b) Exclusive-OR new second byte with second byte of key.
   c) Repeat until the 20th byte is Exclusive-OR-ed.
   d) Exclusive-OR 21st byte of message with first byte of key.
   e) Repeat this procedure until the entire message has been encoded.

**Decoding**

First carry out part 2 of Encoding, and then a different first part as follows.

1. a) Leave first byte unchanged.
   b) Exclusive-OR second byte with first byte.
   c) Exclusive-OR third byte with second byte produced in b.
   d) Exclusive-OR fourth byte with new third byte, and so on.

It is important that these stages are carried out in the sequence given.

To encode a message securely, it is useful to know how the code might be broken. Many hackers would probably approach this by taking one byte at a time, and arrange it so as to maximize the number of spaces, letters 'e', and so on. Once this is done, the key of a simple code often becomes very obvious. Even if it does not, it is possible, by judicious juggling, to discover the key eventually.

In code breaking, the perpetrator can only go so far with his knowledge of the algorithm, and must then rely on educated guesses. In this, he will make use by a knowledge of what characters are most likely to occur. Note that, in pure text, the most common character is a space, not the letter 'e'. As well as letter frequency, there are other considerations that help him. For example, doubled letters give good clues, because very few letters are found in pairs. The same is true of reversed letters: both 'er' and 're', for instance, are common.

The letters of the alphabet in order of frequency of use (in the English language) are:

```
ETAONRISHDLFCMUGYPBVKWXJQZ
```

The most common reversed letters are:

```
RE-ER; ES-SE; AN-NA; TI-TI; ON-NO.
```

The most common doubled letters, in order of frequency of use, are:

```
L; E; S; O; T; F; R; N; P; C.
```

The most common pairs of letters are:

```
TH; HE; AN; RE; ER; IN; ON; AT; ND; ST; ES; EN; OF; TE; ED; OR; TI; HI; AS; TO.
```

Readers interested in reading further about this fascinating subject are referred to the following works.

CONTACT ENCODER AS DIGITAL POTENTIOMETER

The number of so-called autonomous, or stand-alone, applications found for microprocessors and microcontrollers increases daily with the introduction of new equipment. Dishwashers, small household utensils, cameras, test and measurement equipment, and cars, to mention but a few examples, now have some type of built-in microprocessor that affords ease of operation to the user. The microcontroller-driven power supply discussed in Ref. (1) is a good example of how advanced digital electronics can be incorporated into an otherwise analogue test instrument.

Inevitably, where a microprocessor is used, the need arises to provide a reliable user interface. Function keys are adequate as long as the required controls are relatively simple (e.g., the on/off switch). A problem arises, however, when an analogue value is to be set (e.g., volume or tone control on an AF amplifier). A keyboard is not suitable for this. Not entirely unsuitable, but rather inconvenient, is a control based on up/down keys — consider the limited resolution and the time needed to reach the wanted setting. Yet another alternative, the potentiometer followed by an analogue-to-digital converter (ADC), is less attractive from a point of view of cost. The accuracy of the adjustment is limited by the travel of the potentiometer spindle, and 10-turn types are usually about 10 times as expensive as a standard potentiometer. Also, the parallel data output of the ADC may use up most of the computer's I/O capacity.

Fig. 1. Very similar to an ordinary potentiometer at first sight, the contact encoder is functionally completely different because it supplies digital signals.

Bourns, the well-known manufacturer of a wide range of resistors, presetts and potentiometers, have recently introduced the digital contact encoder, which forms an attractive solution to the above problems. The contact encoder looks very much like a potentiometer, but supplies digital signals suitable for reading by a microprocessor. The part is essentially a rotary switch without an end-stop. The output signals are phase-shifted as a function of rotational operation. The direction of travel of the spindle is deduced from the phase relationship, while the number of pulses is a measure of the magnitude of travel.

Bourns currently offer contact encoders with 12, 24 or 36 discrete spindle positions (detents) per revolution, and 6, 9, 12 or 24 cycles of the output signal, again, per revolution. The choice between these types will be governed by requirements as to ease of setting the relevant control, and the number of steps (for applications involving a large number of steps, it is often desirable to use a contact encoder that supplies relatively many cycles per revolution).

Benefits of the contact encoder are mainly ease of use, simple interfacing circuits, and relatively low cost. Since the contact encoder is basically a pair of switches with a common pole, contact debouncing should be provided in software. In the microcontroller-driven power supply, a Bourns contact encoder is used as the front panel control for setting current and voltage.

Specifications

<table>
<thead>
<tr>
<th>Electrical Characteristics</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>2 bit Gray Code</td>
</tr>
<tr>
<td>Channel A</td>
<td>1-8 bit</td>
</tr>
<tr>
<td>Channel B</td>
<td>9-16 bit</td>
</tr>
<tr>
<td>Closed Circuit Resistance</td>
<td>500 ohms minimum</td>
</tr>
<tr>
<td>Open Circuit Resistance</td>
<td>1000 ohms minimum</td>
</tr>
<tr>
<td>Contact Resistance</td>
<td>10-50 kΩ</td>
</tr>
<tr>
<td>Maximum Load Resistance</td>
<td>1000 ohms minimum</td>
</tr>
<tr>
<td>Detector Withstanding Voltage</td>
<td>MIL-STD-202 Method 10</td>
</tr>
<tr>
<td>Duty Cycle</td>
<td>0.1000 pulse width</td>
</tr>
<tr>
<td>Electrical Travel</td>
<td>Continuous</td>
</tr>
<tr>
<td>Contact Bounce</td>
<td>200-400 microsec</td>
</tr>
<tr>
<td>Contact Resistance</td>
<td>200-400 microsec</td>
</tr>
</tbody>
</table>

Further information on prices and availability of contact encoders is available from:

Bourns Electronics Limited • Hodford House • 12/27 High Street • HOUNSLOW TW3 1TE. Tel: (01 572) 6531. Telex: 264485.

European Headquarters:
Bourns AG • Zugerstrasse 74 • 6340 Baar • Switzerland. Tel: +41 42 33333. Telex: 868722.

Worldwide Headquarters:
Bourns Inc. • 1200 Columbia Avenue • Riverside • California 92507. Tel.: (714) 781-5500. Telex: 676-423. Fax: (714) 781-5700.

Reference:
Solenoid Magnets
LEC has designed Twelve models of A.C. and D.C. Solenoid Magnets which find application in a wide range of applications requiring a definite pull motion under automatic or distant control in connection with electrically driven machinery.

THE SOLENOID are made out of high grade oriented electrical steel which does not develop residual magnetism. They consist mainly of 'C' type laminated frame and 'I' and 'T' type laminated plunger. Specially designed steel brackets are provided for simplification of various types of mounting. LEC also manufactures 'E' type magnetic frame Solenoids which are used in electrical contactors and offset printing machines. They are available from ½ to 50 Lbs. Pulling load capacity.

THE COILS for these solenoids can be offered for any specified voltage from 12 to 440 V. AC or DC Supply. They are normally available in 'B' class insulation, 'F' or 'H' class insulation are available on request.

Typical function includes the operation of electro-mechanical brakes, hydraulic valves, textile machinery i.e. carding machines, offset printing machines, packing machines, pharmaceutical machinery, various short stroke motion on machine tools and many operations required in automatic machinery.

M/s. Leader Electronic Corporation • 3-B, Ismail Building • 381, D.N. Road • Fort • Bombay-400 023.

LCD DPM
ELINCO, in technical collaboration with LASCAR ELECTRONICS LTD., U.K., has introduced a new 4.5 Digit DPM module. Apart from common features like Auto-Zero, Auto-Polarity, Continuity and Low-Battery indication, the DPM 60 offers the following salient features:

(i) True Digital Hold. (ii) High Accuracy of typically 0.005% ± 1 count (max. 0.01%) achieved by the use of low ppm, high stability BAND GAP Reference and calibration-on in-house standard of 5.5 digit of 0.0015% accuracy, and (iii) Logic Selectable 200 mV or 2 V FSD capable of offering 10 uV resolution. (iv) True differential inputs provide a high noise rejection (CMRR of 110 dB).

The module operates from 9V battery (typically 7.5 to 15 VDC) at a consumption of less than 1 mA. The inputs are protected up to ± 20 VDC.

Asmaco Plastic Industries • 15-17 Shamshet Street • P B No. 2339 • Bombay-400 002. Tel: 323756-32905.

Fasteners
PIC has developed Special Non Standard & Standard Components as per IS BS & DIN Standard or drawings.

Application are found in Electronics Computer Radio & T.V. parts.

Electronics India Co. • 3749, Hill Road, • Ambala Cantt-133 001.

Electrical Self Adhesive Tapes
"ASMACO" offers Self Adhesive Tapes on Polyester Film in Transparent as well as other colours for 'B' Class (130°C) electrical insulation to be used on Electrical Motors, Transformers etc.

Asmaco also manufactures Electrical Tapes based on Kepton Film, Glass Cloth, Glass Cloth with P.T.F.E. coating etc. All these tapes are widely used for Electrical/Electronic applications.

M/s. Precision Industrial Components • Marine House • Shop No. F • 11-A Navroji Hill Road • (S.V.P. Road) • 93 Dr Maheshwari Road • Dongri • P B No 5153 • Chinch Bunder • Bombay 400 009.
Transistors & Heatsinks

Electronics is a fine hobby. Reading and understanding the circuit diagrams, trying to figure out why a particular resistance value has been chosen, knowing the functions assigned to different transistors in the circuit, everything works out very well on paper. But as always, theory remains theory. It really becomes interesting and challenging when the circuit is constructed and it finally "Works" as desired.

In case of SELEX projects, we have always been giving special attention to the construction part. These hints and tips have been given again and again to help the newcomers to this hobby. The component placement is very important and the sequence of assembling is also equally important. A newcomer needs to be reminded about the polarity of capacitors and diodes every now and then.

The marking of pin number 1 on ICs is also an important thing to remember. Equally important are the pin out diagrams of various ICs and transistors. Everything is simple, but important.

Speaking of transistors, apart from the pin details, we must also give proper attention to the heat dissipation. A transistor has a ratted heat-dissipation capacity, and if the generated heat is more than what it can dissipate on its own, we must provide some assistance. This task is assigned to heat sinks. As the name itself suggests, these are provided for sinking the extra heat that may be generated, and to keep the transistors well within their specified operating temperature range. The extra heat can also be generated by the adjacent components on the PCB, and can affect transistor performance. One way to avoid this is to mount the transistors away from devices which may generate and radiate heat. Change in temperature can influence the functioning of the transistor, because the semiconductor junctions are sensitive to heat. If the temperature rises beyond the rated maximum value, the transistor itself may be destroyed. This is true, not only in case of a transistor working in the circuit, but also in case of a transistor being soldered in its place.

A general overview of soldering temperatures and soldering periods is given below:

<table>
<thead>
<tr>
<th>Transistor Casing</th>
<th>Soldering Temperature</th>
<th>Distance between casing and Soldering tip</th>
<th>Maximum Soldering Period</th>
</tr>
</thead>
<tbody>
<tr>
<td>Metal</td>
<td>Upto 250°C</td>
<td>1.5 to 5 mm</td>
<td>5 Sec.</td>
</tr>
<tr>
<td></td>
<td>Upto 250°C</td>
<td>Above 5 mm</td>
<td>10 sec.</td>
</tr>
<tr>
<td></td>
<td>250°C to 350°C</td>
<td>Above 5 mm</td>
<td>5 sec.</td>
</tr>
<tr>
<td>Plastic</td>
<td>Upto 250°C</td>
<td>2 to 5 mm</td>
<td>3 Sec.</td>
</tr>
<tr>
<td></td>
<td>Upto 250°C</td>
<td>Above 5 mm</td>
<td>5 Sec.</td>
</tr>
</tbody>
</table>

Figure 1:
The transistors in TO-82 package. The small ones, which need no heat sinks.

Figure 2:
Transistor sockets and pad.
Mounting sockets are generally not used for the transistors, but a few types of sockets and insulating bases are available, which are shown in figure 2. These are provided with insulating bodies and with pins. Spring clamps can also be provided in some designs, to hold the transistor in place.

**Heat Sinks:**

Every transistor has a rated heat dissipation capacity and a rated working temperature. These two are closely related. Cooling fins and heat sinks are required whenever the transistor approaches its rated dissipation capacity. This helps in bringing down the temperature of the transistor without cutting down its power handling capacity. Transistors with round metal can casings are generally fitted with cooling fins. Some types of cooling fins are shown in figure 3.

These fins are designed to have a grip over the transistor casing and provide full contact with the casing surface. This contact effectively helps in increasing the heat dissipating surface area, and in turn helps in bringing down the temperature of the transistor.

In case of transistors with plastic casings in SOT-32 and TO-220, a metallic backing is provided with a hole for fixing it to a heat sink. If the transistor is used much below its specified ratings, then this metallic backing itself is enough to dissipate the heat. However, when the transistor is being used at its normal ratings, it is advisable to use a heatsink as shown in figure 4. The metallic backing must face the heatsink surface, when mounting it onto the heatsink. The metallic backing is generally connected to the collector of the transistor, and should be electrically isolated from other parts in the circuit. An unwanted short circuit may damage the transistor. As the heatsink is directly screwed on to this metallic surface, the heat sink should be insulated using insulating gaskets and bushings.

---

*Figure 3:*
Different types of cooling fins to be directly pushed over the transistor body.

*Figure 4:*
Heat Sinks used with TO-20 and SOT-32 type transistor casings. A Mica lamination must be placed between the transistor body and the heat sink surface.

*Figure 5:*
U section heat sinks, with insulating bushings and transistors.
also be properly isolated. If this becomes impossible, the transistor body must be electrically isolated from the heat sink, with thermally conductive electrical insulators, like Mica laminations. An insulating bush also must be inserted with the mounting screw, to isolate the mounting screw from the transistor body and the heatsink. A nylon screw can also be used for mounting. Different types of U shape heatsinks and insulating bushes are shown in figure 5, along with two types of transistor packages.

Figure 6:
TO-3 package of the well known 2N3055 power transistor.

Figure 7:
Larger heat sinks used with high power transistor. Heat sink compound (paste) and Mica insulating laminates is a must.

Figure 8:
Large heat sinks with multiple cooling fins, and provision for protective covers.
Power transistors in TO-3 casing, like the 2N 3055, also need heat sinks. In case of powers up to 20 W, simple small heatsinks as shown in figure 7 are adequate. Figure 7 also shows the Mica laminations and insulating bushes which must be used with the heatsinks.

In case of higher power handling requirements, the transistors must be mounted on larger heatsinks with multiple cooling fins in various configurations, as shown in figure 8. Whenever a pair of power transistors is being used together, it is preferable to mount both the transistors on the same heat sink body. This helps in maintaining both the transistors at same temperature.

Mounting holes are generally provided on standard heat sinks, but if the extruded heat sink is purchased in higher lengths, for cutting to required size in future, proper mounting holes must be drilled into these pieces. Figure 6 gives the drilling dimensions for a TO-3 casing.

Whenever larger and heavier heat sinks are used, they are generally mounted on the chassis or the equipment enclosure itself. In such a case, the enclosure and the chassis may be connected to earth. It is most important to isolate the transistor body, which is also the collector connection of the transistor, from the heat sink. Otherwise the collector would be directly short circuited to the earth.

Figure 8 shows an exploded view of the assembly of TO-3 transistors onto heat sink. Figure 10 shows the assembly when using a socket instead of direct soldering of the transistor.

The exploded view is much more clear than describing the mounting procedure in a number of words.

The heat sinks can be mounted outside or inside the enclosure. If they are mounted on the outside wall of the enclosure, the cooling will be more efficient. If they are mounted inside the enclosure, it is better to provide ventilation holes below and above the place where the heat sink is mounted inside. A vertical heat sink always provides better cooling because of improved circulation.

Insulating strips as shown in figure 8, or insulating caps as shown in figure 11 can be used for increased isolation of the transistor.

Some more points to remember are:

1. Use a good heat sink compound (paste) between the transistor body, mica plate and heat sink surface.

2. Use insulating sleeves over the soldered joints at the transistor pins.

3. Check for proper insulation between the transistor body (collector) and heat sink body.
CORRECTIONS

Microprocessor-controlled radio synthesizer — 2
October 1988.

In the circuit diagram of Fig. 9, junction (R67-C20) should be connected to junction (chair T6-L3). The relevant printed circuit board is all right.

Electrometer
August 88 p.8.37
Figure 4 for component layout is printed unreadable. The readable layout for the same is given below.

---

ENSURE YOUR COPY AT YOUR DOORSTEP

Please send this form duly filled with your payment for subscription.

Subscription to elektor
is accepted from the current issue

INDIA
1 Year Rs. 85/-  2 Years Rs. 160/-  3 Years Rs. 230/-

OVERSEAS 1 Year ONLY BY AIRMAIL Rs 425/-
(SOUTHEAST & SOUTHWEST ASIA ONLY)

Enter details on both sides of this form

NEW/RENEWAL
SUB No.__________ PERIOD________YRS RS.__________

CHEQUE/D.D./M.O. No.__________ DATE__________

Payment to: Add. Rs 10/- for outstation cheques
Elektor Electronics Pvt Ltd
52-C. Proctor Road, Grant Road (E), Bombay-400 007
DO IT YOURSELF

THE JUNIOR COMPUTER BOOK

LEARN-BUILD-PROGRAM

the practical introduction to a powerful system

The Junior Computer book is for anyone wishing to become familiar with microcomputers, this book gives the opportunity to build and program a personal computer at a very reasonable cost.

The Indian reprint comes to you from elektor

Send full payment by M.O./I.P.O./D.D. No Cheque Please. Packing & Postage free
to: ELEKTOR ELECTRONICS PVT LTD.
52-C, Proctor Road, Grant Road (E), Bombay-400 007.